editor's blog
Subscribe Now

Connecting CNTs to Metal

One of the things about CNTs acting as transistors is that the current flowing through them has to get into and out of the CNT from some other substance – typically metal. That junction, as it turns out, can have significant resistance. According to a paper done by a team from Georgia Tech and MIT (Songkil Kim et al), for a single-walled CNT (SWCNT) to connect to metal, there’s a quantum limit of around 65 kΩ.

Multi-walled CNTs (MWCNTs) can provide much lower-resistance connections, but how low depends on how you do it. Sputtering or evaporation only gets you to 3-4 kΩ best case, with no contamination. You can get as low as 700 Ω using TEM-AFM and nano-manipulation + joule heating, but this isn’t a viable commercial process.

The team used E-beam-induced deposition (EBID), which is essentially a localized CVD, where the gas is decomposed with great control using an electron beam. The overall process consists of first graphitizing amorphous carbon and then forming the connections.

Annealing amorphous carbon into graphite proved something of a challenge. They tried using a current to create joule heating, but it was tough to control: as the annealing progressed, the resistance went down, driving up the current and leading to runaway that could cause damage. So they went to an oven instead. They had to keep the temperature at 350 °C, the temperature at which graphitization starts, to keep the CNTs from oxidizing at higher temperatures.

In order to connect the multiple walls that were formed to metal, they directed the e-beam near the connection point. At first they aimed slightly short of the connection, using the backscatter to connect the inner walls – kind of like a basketball layup. Then they focused directly on the connection to finish it up.

This was followed up by an anneal.

The results were as follows:

  • Before making the contact, resistance was in the GΩ range.
  • If only the outer wall was connected, they got a 3.8-kΩ connection.
  • The EBID process alone brought the resistance from GΩ to 300 kΩ.
  • A 10-minute anneal at 350 °C brought the resistance down to 1.4 kΩ.
  • A further 20-25 minutes of annealing brought the resistance all the way down to 116 Ω.

Note that, to the best of my knowledge, this process was not used by the team that created the first CNT sub-systems recently reported at ISSCC.

You can find out more details in the published paper, but note that it’s behind a paywall.

Leave a Reply

featured blogs
Jul 20, 2024
If you are looking for great technology-related reads, here are some offerings that I cannot recommend highly enough....

featured video

How NV5, NVIDIA, and Cadence Collaboration Optimizes Data Center Efficiency, Performance, and Reliability

Sponsored by Cadence Design Systems

Deploying data centers with AI high-density workloads and ensuring they are capable for anticipated power trends requires insight. Creating a digital twin using the Cadence Reality Digital Twin Platform helped plan the deployment of current workloads and future-proof the investment. Learn about the collaboration between NV5, NVIDIA, and Cadence to optimize data center efficiency, performance, and reliability. 

Click here for more information about Cadence Data Center Solutions

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
38,613 views