editor's blog
Subscribe Now

Will There Ever Be Cake?

It’s as if there’s this great party coming, and everyone is working at breakneck speed to make sure that all the details are in place to make it the best party ever. And the highlight is some amazing cake that everyone’s been hearing about. Let’s call it an Extreme Ultra Velvet cake.

This cake is so special that everything needs to change. The flatware must be swapped out so that no surface ions contaminate the exquisite flavor. The dishes must be made out of the most perfect reflective material instead of crystal so that your eyes take in the delicate crumb as seen from as many angles as possible.

Those and a million other details are being readied. But there’s only one problem: where’s the cake? We’ve been waiting for the cake for a while now, and the party has been postponed a couple times. A few people have had samples, and they swear it’s everything promised and more, but scaling this amazing pastry up to the size necessary to feed increasingly hungry partygoers has proven rather more difficult than expected.

And at this year’s SPIE Litho conference, faces seem just a bit longer. You can feel the doubt creeping in: will the cake ever show up? Or will it arrive too late, after everyone has given up and ordered pie instead?

We’ve watched over the last couple years as companies like Cymer report their results. If numbers are to be believed, they’re leading the bake-off so far (although it seems as if numbers should be viewed cautiously in this kitchen), but they’ve gone from 50 W to 55 W over the last year, if pure power is what you’re gauging by. As a reminder, 100 W has been the bare-minimum target for high-volume production.

It will be noted that many of the other critical issues we reported on last time have improved, at least with respect to Cymer:

  • At 40 W, dose stability is now below 0.2% (shouldn’t that be dose instability at a low number?)
  • This is for six one-hour runs (one lot per run) over a total wall time of 8.5 hours
  • Duty cycle is 100% for one die, 92% within a wafer (the gap being step time – note that as power goes up, the exposure time will go down, while step time remains constant, meaning that duty cycle will actually decrease with increasing power); there’s a longer gap between lots to simulate the transit time as one lot exits and a new one enters. In other words, there are no pauses simply for the machine itself to cool off or catch its breath (which it certainly gets to do during the stepping and inter-lot breaks).
  • 196 equivalent wafer exposures yielded at 99.99%
  • At 55 W, yield is at 97.5% over a one-hour run
  • Availability has been at or above 65% over the last three months (that’s actually a bit down from the 70% reported last time)
  • All of this was done with new collector protection; they continue to bombard the collectors, above 75 billion pulses so far and continuing – this corresponds to about 8 months of life with no loss of reflectivity.

In other words, the 50 W reported before is now 50 W (OK, 55 W) with much of the process stability smoothed out. One can hope that fewer issues crop up as power is increased, but clearly the 55-W numbers, as compared to 40 W, reflect the fact that higher power may not come without additional challenges.

But… all of that aside… the question remains: when do we get to 100 W? In fact, Cymer is targeting 250 W as a realistic target (as opposed to a bare-minimum number). As before, there are two ways to do this: increase laser power and conversion efficiency.

With respect to the drive laser, currently at 15 kW, Cymer will target 80-W power with a 24-kW laser, 125 W with a 31-kW beam, and will use 43 kW to get to 250 W. That last step will also require that they go from their current 2% conversion efficiency to 3%. Not clear to me if they know exactly how they’re going to do that. And note that there are no dates associated with these milestones. 250 W certainly won’t be happening in 2013.

So, yes, there has been useful progress over the last year. Nonetheless, watching the various presentations and hearing some of the discussions amongst attendees, the mood is palpable: will we in fact ever get to eat any cake?

Leave a Reply

featured blogs
Sep 27, 2021
Conduct full-lifecycle IC design reliability verification with PrimeSim Reliability Analysis, a chip design tool ensuring safety in SoC and IC applications. The post A Pioneering Approach to Safety: PrimeSim Reliability Takes Center Stage appeared first on From Silicon To So...
Sep 27, 2021
The latest release of the Tempus Timing Signoff Solution, 21.1, contains a lot of new capabilities. There are far too many to cover in a single blog post'”the customer presentation on Tempus is 90... [[ Click on the title to access the full blog on the Cadence Community sit...
Sep 24, 2021
Wi-Fi, NB-IoT, Bluetooth, LoRaWAN... This webinar will help you to choose the appropriate connectivity protocol for your IoT application....
Sep 23, 2021
The Global Environment Facility Small Grants Programme (GEF SGP), implemented by the United Nations Development Programme, is collaborating with the InnovateFPGA contest. Showcase your  skills with Intel Edge-Centric FPGAs and help develop technical solutions that reduce env...

featured video

Silicon Lifecycle Management Paradigm Shift

Sponsored by Synopsys

An end-to-end platform solution, Silicon Lifecycle Management leverages existing, mature, world-class technologies within Synopsys. This exciting new concept will revolutionize the semiconductor industry and how we manage silicon design. For the first time, designers can look inside silicon chip devices from the moment the design is created to the point at which they end their life.

Click here to learn more about Silicon Lifecycle Management

featured paper

Choose a high CMTI gate driver that cuts your SiC switch dead-time

Sponsored by Maxim Integrated (now part of Analog Devices)

As GaN and SiC FETs begin to replace MOSFET and IGBT technologies in power switching applications, this Maxim paper discusses the key considerations when selecting an isolated gate driver. The paper explains the importance of CMTI and propagation delay skew and presents an isolated gate driver IC ideal for use with these new power transistors.

Click to read more

featured chalk talk

TI Robotics System Learning Kit

Sponsored by Mouser Electronics and Texas Instruments

Robotics projects can get complicated quickly, and finding a set of components, controllers, networking, and software that plays nicely together is a real headache. In this episode of Chalk Talk, Amelia Dalton chats with Mark Easley of Texas Instruments about the TI-RSLK Robotics Kit, which will get you up and running on your next robotics project in no time.

Click here for more information about the Texas Instruments TIRSLK-EVM Robotics System Lab Kit