editor's blog
Subscribe Now

Altera Partners with Intel for 14nm Tri-Gate FPGAs

Altera just announced that they’re partnering with Intel to produce FPGAs based on Intel’s 14nm Tri-Gate process.  This has the potential to give Altera a big lead in the node-after-next war with rival Xilinx.  Intel has a well-established leadership position in FinFET technology (which they call Tri-Gate) – a 3D transistor fabrication technique that has much lower power consumption and better performance than traditional planar CMOS transistors.  FinFETs give probably an extra process node worth of benefits to FPGAs, so a 14nm FinFET-based FPGA will probably be 2 process nodes better (in terms of performance and power consumption) than the 20nm planar devices that both Xilinx and Altera are already reportedly developing, and 3 process nodes better than the current state-of-the-art 28nm FPGAs both companies are producing with TSMC.

We talked with Altera CEO John Daane about the deal, and Daane says Altera will be exclusive with Intel among “Major FPGA vendors.” That means Xilinx will not be working with Intel 14nm Tri-Gate, but likely Achronix and/or Tabula will.  This leaves Xilinx without a known partner for Fin-FET FPGAs, although they are rumored to be working with TSMC on the technology.  However, Intel is believed to have a significant lead both in 3D transistors and in process geometry at this point, so this deal could be a major coup for Altera.

Leave a Reply

featured blogs
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...
Jul 2, 2020
Using the bitwise operators in general -- and employing them to perform masking, bit testing, and bit setting/clearing operations in particular -- can be extremely efficacious....
Jul 2, 2020
In June, we continued to upgrade several key pieces of content across the website, including more interactive product explorers on several pages and a homepage refresh. We also made a significant update to our product pages which allows logged-in users to see customer-specifi...

Featured Video

Product Update: Advances in DesignWare Die-to-Die PHY IP

Sponsored by Synopsys

Hear the latest about Synopsys' DesignWare Die-to-Die PHY IP for SerDes-based 112G USR/XSR and parallel-based HBI interfaces. The IP, available in advanced FinFET processes, addresses the power, bandwidth, and latency requirements of high-performance computing SoCs targeting hyperscale data center, AI, and networking applications.

Click here for more information about DesignWare Die-to-Die PHY IP Solutions

Featured Paper

Cryptography: A Closer Look at the Algorithms

Sponsored by Maxim Integrated

Get more details about how cryptographic algorithms are implemented and how an asymmetric key algorithm can be used to exchange a shared private key.

Click here to download the whitepaper

Featured Chalk Talk

Improving Battery-Life with Ultra Low-Power Processors

Sponsored by Mouser Electronics and NXP

Battery life is critical in today’s mobile device designs, and designing-in ever-larger batteries causes all sorts of awkward compromises. The best strategy is to lower power consumption, and the processor is a great place to start. In this episode of Chalk Talk, Amelia Dalton chats with Nik Jedrzejewski of NXP about the new NXP 7ULP, and how it will help you cut power consumption in your mobile design.

Click here for more information about NXP Semiconductors i.MX 8M Mini Applications Processors