editor's blog
Subscribe Now

Altera Partners with Intel for 14nm Tri-Gate FPGAs

Altera just announced that they’re partnering with Intel to produce FPGAs based on Intel’s 14nm Tri-Gate process.  This has the potential to give Altera a big lead in the node-after-next war with rival Xilinx.  Intel has a well-established leadership position in FinFET technology (which they call Tri-Gate) – a 3D transistor fabrication technique that has much lower power consumption and better performance than traditional planar CMOS transistors.  FinFETs give probably an extra process node worth of benefits to FPGAs, so a 14nm FinFET-based FPGA will probably be 2 process nodes better (in terms of performance and power consumption) than the 20nm planar devices that both Xilinx and Altera are already reportedly developing, and 3 process nodes better than the current state-of-the-art 28nm FPGAs both companies are producing with TSMC.

We talked with Altera CEO John Daane about the deal, and Daane says Altera will be exclusive with Intel among “Major FPGA vendors.” That means Xilinx will not be working with Intel 14nm Tri-Gate, but likely Achronix and/or Tabula will.  This leaves Xilinx without a known partner for Fin-FET FPGAs, although they are rumored to be working with TSMC on the technology.  However, Intel is believed to have a significant lead both in 3D transistors and in process geometry at this point, so this deal could be a major coup for Altera.

Leave a Reply

featured blogs
Apr 23, 2024
Do you think you are spending too much time fine-tuning your SKILL code? As a SKILL coder, you must be aware that producing bug-free and efficient code requires a lot of effort and analysis. But don't worry, there's good news! The Cadence Virtuoso Studio platform ha...
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTekā€™s design process usually relies on human intuition, but with Cadenceā€™s Optimality Intelligent System Explorer and Clarity 3D Solver, theyā€™ve increased design productivity by 75X. The Optimality Explorerā€™s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Nexperia Energy Harvesting Solutions
Sponsored by Mouser Electronics and Nexperia
Energy harvesting is a great way to ensure a sustainable future of electronics by eliminating batteries and e-waste. In this episode of Chalk Talk, Amelia Dalton and Rodrigo Mesquita from Nexperia explore the process of designing in energy harvesting and why Nexperiaā€™s inductor-less PMICs are an energy harvesting game changer for wearable technology, sensor-based applications, and more!
May 9, 2023
40,594 views