editor's blog
Subscribe Now

Altera Partners with Intel for 14nm Tri-Gate FPGAs

Altera just announced that they’re partnering with Intel to produce FPGAs based on Intel’s 14nm Tri-Gate process.  This has the potential to give Altera a big lead in the node-after-next war with rival Xilinx.  Intel has a well-established leadership position in FinFET technology (which they call Tri-Gate) – a 3D transistor fabrication technique that has much lower power consumption and better performance than traditional planar CMOS transistors.  FinFETs give probably an extra process node worth of benefits to FPGAs, so a 14nm FinFET-based FPGA will probably be 2 process nodes better (in terms of performance and power consumption) than the 20nm planar devices that both Xilinx and Altera are already reportedly developing, and 3 process nodes better than the current state-of-the-art 28nm FPGAs both companies are producing with TSMC.

We talked with Altera CEO John Daane about the deal, and Daane says Altera will be exclusive with Intel among “Major FPGA vendors.” That means Xilinx will not be working with Intel 14nm Tri-Gate, but likely Achronix and/or Tabula will.  This leaves Xilinx without a known partner for Fin-FET FPGAs, although they are rumored to be working with TSMC on the technology.  However, Intel is believed to have a significant lead both in 3D transistors and in process geometry at this point, so this deal could be a major coup for Altera.

Leave a Reply

featured blogs
Oct 14, 2019
Simon Segars opened Arm TechCon with a new look, having discovered that real men have beards. This is the 15th Arm TechCon. In this post I'm going to focus on the new things that Arm announced... [[ Click on the title to access the full blog on the Cadence Community sit...
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...