editor's blog
Subscribe Now

Multicore Best Practices

The hardest thing that multicore has had going for it is the perception that it’s hard. OK, that plus the fact that it is, in fact, hard. Or it can be. Although familiarity and tools are improving that. Nevertheless, it’s been a slow slog as multicore has gradually made its way into the embedded consciousness.

Part of the problem is that there is no one right answer for multicore anything. No one right architecture, no one right core, no one right set of tools, no one right way to write software. It all depends on what you’re trying to do. So it’s impossible simply to say, “Here’s how you do it, now off you go.”

The alternative, as envisioned by the Multicore Association, has been to compile a set of best practices, assembled by early adopters, for the benefit of relative newbies. And, frankly, the not-so-newbies – there’s always something more to learn. (And perhaps even debate.) That compilation has just been announced: a snapshot of multicore dos and don’ts summarized in a mere 100-odd pages.

After some basic overviews, it deals with high-level design, then low-level design, followed by debug and performance tuning. As you might suspect, covering so many topics in such a succinct fashion would make this less of a multicore primer and more of a hand-up once you’ve got your arms around multicore basics. In fact, it’s probably one of those things that’s best to take on after you’ve screwed up a project or two (hopefully as learning exercises, not as business disasters). OK, “screwed up” is possibly too strong; let’s say that some months of struggle with various non-obvious multicore issues will make this a rather more accessible document. And probably one that bears re-reading from time to time, since you’ll probably pick up more each time.

You can find your way to more information and the document itself via their announcement.

Leave a Reply

featured blogs
Feb 20, 2019
I have been working on DFM solutions for (too) many years and the objective hasn'€™t change: Detect or predict design-process weakpoints also known as hotspots, to limit systematic yield loss in... [[ Click on the title to access the full blog on the Cadence Community site...
Feb 20, 2019
Samtec'€™s Active Product Demonstrator proves 56 Gbps PAM4 based systems are fully realizable today. It'€™s a state-of-the-art prototype combining high-performance interconnects from Samtec and bleeding edge Credo silicon. All interconnect and silicon shown are available....
Feb 19, 2019
Recognized for contributions to Verilog, SystemVerilog, UVM and Portable Stimulus Accellera has selected our own Tom Fitzpatrick as its 2019 Technical Excellence Award honoree '€“ and the first Mentor employee to ever receive this prestigious recognition. From all of us at ...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...