editor's blog
Subscribe Now

Smallest Accelerometer

At the same time that Bosch Sensortec announced its orientation sensor, they also announced their BMA355 accelerometer, which is distinguished by its size. Prior to this, the smallest footprint available for an accelerometer was 2×2 mm2. This guy is 1.2×1.5 mm2.

This was done via a die shrink. The MEMS is placed over the ASIC; the ASIC is more or less bonded straight down to its leads; it’s essentially chip-scale packaging.

In fact, they could have made the ASIC even smaller, but they were limited by a couple things:

–          The pad pitch is limited to 0.4 mm, which is standard at this point (smaller pitches are possible, but they’re considered specialized). So they’re now officially pad-limited.

–          They need to be able to put the MEMS chip on top of the ASIC and bond it down; that also sets a size constraint.

Size notwithstanding, they still include the standard interrupts, including motion on/off, double-tap, tilt, and shock. You can find more info in their release.

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured webinar

Rapid Learning: Purpose-Built MCU Software Tools for Data-Driven Embedded IoT Systems

Sponsored by ITTIA

Are you developing an MCU application that captures data of all kinds (metrics, events, logs, traces, etc.)? Are you ready to reduce the difficulties and complications involved in developing an event- and data-centric embedded system? This webinar will quickly introduce you to excellent MCU-specific software options for developing your next-generation data-driven IoT systems. You will also learn how to recognize and overcome data management obstacles. Register today as seats are limited!

Register Now!

featured chalk talk

High-Voltage Isolation for Robust and Reliable System Operation
In this episode of Chalk Talk, Amelia Dalton and Luke Trowbridge from Texas Instruments examine the benefits of isolation in high voltage systems. They also explore the benefits of TI’s integrated transformer technology and how TI’s high voltage isolations can help you streamline your design process, reduce your bill of materials, and ensure reliable and robust system operation.
Apr 27, 2023
24,775 views