editor's blog
Subscribe Now

Smallest Accelerometer

At the same time that Bosch Sensortec announced its orientation sensor, they also announced their BMA355 accelerometer, which is distinguished by its size. Prior to this, the smallest footprint available for an accelerometer was 2×2 mm2. This guy is 1.2×1.5 mm2.

This was done via a die shrink. The MEMS is placed over the ASIC; the ASIC is more or less bonded straight down to its leads; it’s essentially chip-scale packaging.

In fact, they could have made the ASIC even smaller, but they were limited by a couple things:

–          The pad pitch is limited to 0.4 mm, which is standard at this point (smaller pitches are possible, but they’re considered specialized). So they’re now officially pad-limited.

–          They need to be able to put the MEMS chip on top of the ASIC and bond it down; that also sets a size constraint.

Size notwithstanding, they still include the standard interrupts, including motion on/off, double-tap, tilt, and shock. You can find more info in their release.

Leave a Reply

featured blogs
Nov 23, 2022
The current challenge in custom/mixed-signal design is to have a fast and silicon-accurate methodology. In this blog series, we are exploring the Custom IC Design Flow and Methodology stages. This methodology directly addresses the primary challenge of predictability in creat...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 21, 2022
By Hossam Sarhan With the growing complexity of system-on-chip designs and technology scaling, multiple power domains are needed to optimize… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Maximizing Power Savings During Chip Implementation with Dynamic Refresh of Vectors

Sponsored by Synopsys

Drive power optimization with actual workloads and continually refresh vectors at each step of chip implementation for maximum power savings.

Learn more about Energy-Efficient SoC Solutions

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

Enabling Digital Transformation in Electronic Design with Cadence Cloud

Sponsored by Cadence Design Systems

With increasing design sizes, complexity of advanced nodes, and faster time to market requirements - design teams are looking for scalability, simplicity, flexibility and agility. In today’s Chalk Talk, Amelia Dalton chats with Mahesh Turaga about the details of Cadence’s end to end cloud portfolio, how you can extend your on-prem environment with the push of a button with Cadence’s new hybrid cloud and Cadence’s Cloud solutions you can help you from design creation to systems design and more.

Click here for more information about Cadence Cloud Portfolio