editor's blog
Subscribe Now

What Makes LEDs Different?

Earlier this month, KLA-Tencor released their ICOS WI-2280 inspection tool for LEDs. Reading through all the things it does and the improvements in provides – things like enhanced recipe qualification and reduced setup time – well, for someone like me who doesn’t spend all his time in this world, you start to think… This sounds like a lot of other inspection tools. And there do seem to be a lot of different tools.

It makes you wonder, why can’t one tool simply do it all? Reading through what the 2280 does, it seems like it would be good stuff for any IC. So I asked that of them as one of those “OK, I feel really stupid asking this, but…” questions, and they clarified both why this is different from other IC inspection tools and what it is not intended to do.

First, and most fundamentally, LEDs use sapphire as a substrate, and it’s transparent. That means that different lighting is required as compared to a silicon wafer. I suppose you could argue that this should then just be a “setting” or adjustment on a more general-purpose tool. But that would fly up against a second concern: cost. The defects being detected on LEDs are in the 3-5-µm range, far larger than what you would look for on a 28-nm chip. No need to burden it with expensive micro-mote detection capabilities.

There’s also one other less obvious difference. LEDs are typically inspected again after dicing. It’s “relatively” easy to inspect dice on a wafer – once you align the wafer, you’re set. But with dice in trays, each die can shift around, so post-slicing inspection requires separate attention that’s not needed for standard ICs.

Meanwhile, the 2280 is intended for all in-line inspections of patterned wafers (or diced wafers). It’s not intended for sampling (which may use a slower, more detailed analysis) or for inspecting the blank substrate.

You can find out more in their release.

Leave a Reply

featured blogs
Dec 2, 2022
A picture tells more than a thousand words, so here are some pictures of CadenceLIVE Europe 2023 Academic and Entrepreneur Tracks to tell a story. After two years of absence, finally the Academic Dinner could take place with professors from Lead Institutions and Program Chair...
Nov 30, 2022
By Chris Clark, Senior Manager, Synopsys Automotive Group The post How Software-Defined Vehicles Expand the Automotive Revenue Stream appeared first on From Silicon To Software....
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

How to Harness the Massive Amounts of Design Data Generated with Every Project

Sponsored by Cadence Design Systems

Long gone are the days where engineers imported text-based reports into spreadsheets and sorted the columns to extract useful information. Introducing the Cadence Joint Enterprise Data and AI (JedAI) platform created from the ground up for EDA data such as waveforms, workflows, RTL netlists, and more. Using Cadence JedAI, engineering teams can visualize the data and trends and implement practical design strategies across the entire SoC design for improved productivity and quality of results.

Learn More

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

56 Gbps PAM4 Performance in FPGA Applications

Sponsored by Mouser Electronics and Samtec

If you are working on an FPGA design, the choice of a connector solution can be a crucial element in your system design. Your FPGA connector solution needs to support the highest of speeds, small form factors, and emerging architectures. In this episode of Chalk Talk, Amelia Dalton joins Matthew Burns to chat about you can get 56 Gbps PAM4 performance in your next FPGA application. We take a closer look at Samtec’s AcceleRate® HD High-Density Arrays, the details of Samtec’s Flyover Technology, and why Samtec’s complete portfolio of high-performance interconnects are a perfect fit for 56 Gbps PAM4 FPGA Applications.

Click here for more information about Samtec AcceleRate® Slim Body Direct Attach Cable Assembly