EEJournal

editor's blog
Subscribe Now
December 21, 2012

It must have been a dead-heat

by Amelia Dalton

Two e-mails plopped in to the in-tray, both with the same time stamp

The first was headlined

ARM and Cadence Tape Out First 14nm FinFET Test Chip Targeting Samsung Process

The second

Samsung and Synopsys collaborate to achieve first 14 nanometre FinFET tapeout

Happy holidays!

Leave a Reply

featured blogs
Must-Have Reads from No Starch Press
Jul 20, 2024
If you are looking for great technology-related reads, here are some offerings that I cannot recommend highly enough....
More from Max's Cool Beans...

featured video

How NV5, NVIDIA, and Cadence Collaboration Optimizes Data Center Efficiency, Performance, and Reliability

Sponsored by Cadence Design Systems

Deploying data centers with AI high-density workloads and ensuring they are capable for anticipated power trends requires insight. Creating a digital twin using the Cadence Reality Digital Twin Platform helped plan the deployment of current workloads and future-proof the investment. Learn about the collaboration between NV5, NVIDIA, and Cadence to optimize data center efficiency, performance, and reliability. 

Click here for more information about Cadence Data Center Solutions

featured chalk talk

Automotive/Industrial PSoC™ High Voltage (HV) Overview
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Marcelo Williams Silva from Infineon explore the multitude of benefits of Infineon’s PSoC 4 microcontroller family. They examine how the high precision analog blocks, high voltage subsystem, and integrated communication interfaces of these solutions can make a big difference when it comes to the footprint size, bill of materials and functional safety of your next automotive design.
Click here for more information about Infineon Technologies PSoC™ 4 HV PA (High Voltage Precision Analog) MCUs
Sep 12, 2023
37,480 views