editor's blog
Subscribe Now

Uniting Balkanized Designs

There used to be a nice, clean division: digital chips were verified using the standard suite of digital verification tools like simulation and formal analysis; analog chips were verified by SPICE (for greatest accuracy). That simplicity is gone based on both the use of digital control of analog blocks and the simple fact that integration is now sweeping analog and digital together more often.

According to Berkeley Design, accuracy and productivity have been hurt by the need for most mixed-signal simulators to translate everything into Verilog-AMS before proceeding. While such translation might be possible, at the very least, it results in machine-generated code that the designer didn’t create, which is therefore much harder to debug and which leaves some accuracy on the table.

They’re touting their new Analog FastSPICE AMS as being able to handle any level of nesting of blocks designed using Verilog-AMS, Verilog-D, Verilog-A, and SPICE (in its various flavors). No translation is done; each section can be handled natively and with “nanometer SPICE accuracy.” They’re claiming both accuracy and productivity benefits from the new tool.

You can find out more in their release

Leave a Reply

featured blogs
Oct 19, 2020
Sometimes, you attend an event and it feels like you are present at the start of a new era that will change some aspect of the technology industry. Of course, things don't change overnight. One... [[ Click on the title to access the full blog on the Cadence Community si...
Oct 16, 2020
Another event popular in the tech event circuit is PCI-SIG® DevCon. While DevCon events are usually in-person around the globe, this year, like so many others events, PCI-SIG DevCon is going virtual. PCI-SIG DevCons are members-driven events that provide an opportunity to le...
Oct 16, 2020
If you said '€œYes'€ to two of the items in the title of this blog -- specifically the last two -- then read on......
Oct 16, 2020
[From the last episode: We put together many of the ideas we'€™ve been describing to show the basics of how in-memory compute works.] I'€™m going to take a sec for some commentary before we continue with the last few steps of in-memory compute. The whole point of this web...

featured video

Demo: Inuitive NU4000 SoC with ARC EV Processor Running SLAM and CNN

Sponsored by Synopsys

See Inuitive’s NU4000 3D imaging and vision processor in action. The SoC supports high-quality 3D depth processor engine, SLAM accelerators, computer vision, and deep learning by integrating Synopsys ARC EV processor. In this demo, the NU4000 demonstrates simultaneous 3D sensing, SLAM and CNN functionality by mapping out its environment and localizing the sensor while identifying the objects within it. For more information, visit inuitive-tech.com.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

Designing highly efficient, powerful and fast EV charging stations

Sponsored by Texas Instruments

Scaling the necessary power for fast EV charging stations can be challenging. One solution is to use modular power converters stacked in parallel. Learn more in our technical article.

Click here to download the technical article

Featured Chalk Talk

ERFV Coax Connectors

Sponsored by Mouser Electronics and TE Connectivity

5G pushes every dimension of electronic and RF design, and that puts extraordinary demand on or connectors. The best designs in the world won’t work reliably if your connector solution isn’t up to the task. In this episode of Chalk Talk, Amelia Dalton chats with Claude de Lorraine of TE Connectivity about ERFV Coax Connectors - RF connectors that are designed specifically for 5G applications.

Click here for more information about TE Connectivity ERFV Coax Connectors