EEJournal

editor's blog
Subscribe Now
November 30, 2012

2012 Camel

by Amelia Dalton

A few weeks back, in Camels Have Their Role in Life I wrote about ADA https://www.eejournal.com/archives/articles/20120919-camels/. At the time I said that “within the next few weeks, there should be Ada 2012.”.  Well, Joyce Tokar, the convener of ISO/IEC JTC1/SC22/WG9 (Or the Ada working group) reported on November 29 on various Linked in groups, “ISO/IEC 8652 – Ada Programming Language Standard – Ballot was approved unanimously without any comments. 14 to approve and 0 disapprove. ISO/IEC 8652:2012(E) was sent to ISO for publication today.”

So the camel lives to tramp across more safety-critical deserts.

Leave a Reply

featured blogs
Data Integrity for JEDEC DRAM Memories
Jul 6, 2022
With the DRAM fabrication advancing from 1x to 1y to 1z and further to 1a, 1b and 1c nodes along with the DRAM device speeds going up to 8533 for Lpddr5/8800 for DDR5, Data integrity is becoming a... ...
More from Cadence...
DAC 2022: A Glimpse into the World of Design Automation from the Cloud to Cryogenic Computing
Jul 6, 2022
Design Automation Conference (DAC) 2022 is almost here! Explore EDA and cloud design tools, autonomous systems, AI, and more with our experts in San Francisco. The post DAC 2022: A Glimpse into the World of Design Automation from the Cloud to Cryogenic Computing appeared fir...
More from Synopsys...
You Can’t Reinvent the Wheel (Or Can You?)
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....
More from Max's Cool Beans...

featured video

Demo: Achronix Speedster7t 2D NoC vs. Traditional FPGA Routing

Sponsored by Achronix

This demonstration compares an FPGA design utilizing Achronix Speedster7t 2D Network on Chip (NoC) for routing signals with the FPGA device, versus using traditional FPGA routing. The 2D NoC provides a 40% reduction in logic resources required with 40% less compile time needed versus using traditional FPGA routing. Speedster7t FPGAs are optimized for high-bandwidth workloads and eliminate the performance bottlenecks associated with traditional FPGAs.

Subscribe to Achronix's YouTube channel for the latest videos on how to accelerate your data using FPGAs and eFPGA IP

featured paper

Addressing high-voltage design challenges with reliable and affordable isolation tech

Sponsored by Texas Instruments

Check out TI’s new white paper for an overview of galvanic isolation techniques, as well as how to improve isolated designs in electric vehicles, grid infrastructure, factory automation and motor drives.

Click to read more

featured chalk talk

Clamping Down on Failure: Protecting 24 V Digital Outputs

Sponsored by Mouser Electronics and Skyworks

If you're designing IEC61131 compliant digital outputs for these PLCs or industrial controllers, you need to have a plan to protect these outputs from a variety of unknowns. In this episode of Chalk Talk, Amelia Dalton chats with Asa Kirby from Skyworks about an innovative new isolated smart switch device from Skyworks that gives you an unprecedented level of channel flexibility and protection, letting you offer customers a truly “set it and forget it” solution when it comes to your next PLC design.

Click here for more information about Skyworks Solutions Inc. Si834x Isolated Smart Switches