editor's blog
Subscribe Now

Sensor Conditioning Options

One of the big challenges of MEMS sensor development is the fact that the raw sensor signals need to be conditioned before being read and acted on. This is done in the “ASIC” that ordinarily accompanies the sensor, typically on a separate die and co-packaged with the sensor (unless done on the same chip in a CMOS-friendly MEMS process). A well-known sensor design challenge is the fact that the ASIC has to be designed alongside the sensor, but that, until tools become more accurate, the actual sensor output isn’t known until the sensor has been built (and perhaps after a couple of design spins); that makes it very hard to co-design the ASIC and build it in parallel with the sensor.

Sensors are inherently analog devices, so it takes an analog front end to condition those signals – or at least convert them to digital for further digital processing. If you have a plain sensor with analog outputs and no encapsulated ASIC, then you have to build your own analog conditioning circuit.

Two companies are providing programmable conditioning circuits to avoid both the serial ASIC design issue and the need to build a discrete analog conditioning circuit. They allow a system designer to adjust the tuning of the conditioning network on the target board. This obviously has benefits over doing the manual circuit by hand, and it also means that any effect that the mounting or location of the sensor might have on the sensor output can be factored into the conditioning. Of course, as compared to a sensor with a co-packaged ASIC, it’s an additional chip and work.

Both Si-Ware and Renesas have such chips, Renesas’ recently announced. Si-Ware announced early last summer an actual development platform, the SWS61111, that features their own ASIC chip, the SWS1110. There’s also an FPGA on the board; the system allows a designer to determine the optimal conditioning configuration and then burn it into the ASIC, which has e-fuses for storing a one-time-programmable (OTP) setting.

Meanwhile, Renesas has announced its Smart Analog configurable conditioning circuit. It comes with its own graphic tool to enable tuning without requiring that you be an analog expert. There are two versions: one that it is intended to be paired with a microcontroller, and one that has the microcontroller co-packaged with the Smart Analog part. In both cases, the Smart Analog settings are stored in the microcontroller’s NVM.

You can find more in the earlier Si-Ware release or the more recent Renesas release.

Leave a Reply

featured blogs
Nov 29, 2022
Smart manufacturing '“ the use of nascent technology within the industrial Internet of things (IIoT) to address traditional manufacturing challenges '“ is leading a supply chain revolution, resulting in smart, connected, and intelligent environments, capable of self-operati...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 21, 2022
By Hossam Sarhan With the growing complexity of system-on-chip designs and technology scaling, multiple power domains are needed to optimize… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Maximizing Power Savings During Chip Implementation with Dynamic Refresh of Vectors

Sponsored by Synopsys

Drive power optimization with actual workloads and continually refresh vectors at each step of chip implementation for maximum power savings.

Learn more about Energy-Efficient SoC Solutions

featured paper

How SHP in plastic packaging addresses 3 key space application design challenges

Sponsored by Texas Instruments

TI’s SHP space-qualification level provides higher thermal efficiency, a smaller footprint and increased bandwidth compared to traditional ceramic packaging. The common package and pinout between the industrial- and space-grade versions enable you to get the newest technologies into your space hardware designs as soon as the commercial-grade device is sampling, because all prototyping work on the commercial product translates directly to a drop-in space-qualified SHP product.

Click to read more

featured chalk talk

Faster, More Predictable Path to Multi-Chiplet Design Closure

Sponsored by Cadence Design Systems

The challenges for 3D IC design are greater than standard chip design - but they are not insurmountable. In this episode of Chalk Talk, Amelia Dalton chats with Vinay Patwardhan from Cadence Design Systems about the variety of challenges faced by 3D IC designers today and how Cadence’s integrated, high-capacity Integrity 3D IC Platform, with its 3D design planning and implementation cockpit, flow manager and co-design capabilities will not only help you with your next 3D IC design.

Click here for more information about Integrity 3D-IC Platform from Cadence Design Systems