editor's blog
Subscribe Now

Breker Tests Multicore

Earlier this year we were introduced to Breker, a company that generates C tests for stressing SoC architectures and verifying that things work even with bizarre corner code that someone writing directed tests might not think to create.

The original version supported a single CPU along with all of the surrounding circuitry. They have recently announced their multicore version. While this might sound like simply a matter of being able to run their previous tests on multiple CPUs, it’s far from that.

Multicore brings with it a whole slew of new things to go wrong. There may be bus clashes as multiple CPUs decide they’re in charge. You have resource contention and race conditions. There’s cache coherency – a deceptively complex architectural element required only for multicore.

All of these potential issues require tests that simply don’t exist for a single-core system. So moving to multicore is more than just about adding another CPU; it means developing a whole new set of test scenarios. So beyond just handling multiple CPUs, the new Breker tool version covers these multicore-specific issues.

You can find out more in their release.

Leave a Reply

featured blogs
Jan 19, 2022
Explore the importance of system interoperability in hyperscale data centers and why it matters for AI and high-performance computing (HPC) applications. The post Why Interoperability Matters for High-Performance Computing and AI Chip Designs appeared first on From Silicon T...
Jan 19, 2022
2001 was famous for some of the worst security issues (accompanied by obligatory picture of bad guy in a black hoodie): The very first blog post of the year covered SolarWinds. See my post The... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Jan 18, 2022
This column should more properly be titled 'Danny MacAskill Meets Elvis Presley Meets Bollywood Meets Cultural Appropriation,' but I can't spell '˜appropriation.'...

featured video

AI SoC Chats: Understanding Compute Needs for AI SoCs

Sponsored by Synopsys

Will your next system require high performance AI? Learn what the latest systems are using for computation, including AI math, floating point and dot product hardware, and processor IP.

Click here for more information about DesignWare IP for Amazing AI

featured paper

nanoPower Module Extends Battery Life in Space-Constrained Applications

Sponsored by Analog Devices

Designers can now increase battery life and reduce size in space-constrained IoT devices with a power module that features the lowest quiescent current compared to competitive solutions and uSLIC built-in inductor technology that reduces solution size by up to 37%.

Read Now

featured chalk talk

Vibration Sensing with LoRaWAN

Sponsored by Mouser Electronics and Advantech

Vibration sensing is an integral part of today’s connected industrial designs but Bluetooth, WiFi, and Zigbee may not be the best solution for this kind of sensing in an industrial setting. In this episode of Chalk Talk, Amelia Dalton chats with Andrew Lund about LoRaWAN for vibration sensing. They investigate why LoRaWAN is perfect for industrial vibration sensing, the role that standards play in these kinds of systems, and why 3 axis detection and real-time monitoring can make all the difference in your next industrial design.

Click here for more information about Advantech WISE-2410 LoRaWAN Wireless Sensor