editor's blog
Subscribe Now

Being Ahead Puts You Further Ahead

We love the underdog. David slays Goliath. All of that. And we love the myth that hard work and a better idea will always win. When we win, we take credit for deserving the win due to our hard work. (We tend not to credit any accompanying luck or support from others or the existence of infrastructure for any of our success.)

So if that’s the case, then anyone should be able to knock us off our pedestal with yet harder work and a yet better idea, right? Well, not in real life. If any of you have tried to leave the comfort of working for an established company (so tempting, but I just can’t bring myself to use the phrase “the man”…) to challenge those incumbents with a new company or even as an individual, you know what I mean. There are structural barriers built into the system that give a sizeable edge to those currently on the pedestal.

It’s like an energy barrier thing. It’s really hard to get there, but, once you’re there, you don’t have to work as hard to stay there as you did to get there.

When talking to Synopsys about their new multi-source clock technology, they described a situation very much like this evolving in EDA. It used to be that all of the players had a more or less equal shot at getting foundry attention when a new process node comes up. But not so much anymore.

The new requirements of each node have become so demanding that tool development has to start earlier and earlier, and the foundries can really only work with one company to get everything sorted – it’s just too hard to manage multiple partners.

Which means that whoever was the leader at the prior node for a given piece of the toolchain (physical design tends to come first) becomes the lead for the next node. There’s actually a pretty good rationale for this: the companies with the highest market share get more input from customers as to what their requirements are at the next node, and there’s more opportunity for feedback on the tools being developed.

So it makes sense. But it certainly does reward the winner and make it easier for the winner to keep winning in the future, possibly locking out any contenders.

Leave a Reply

featured blogs
Feb 24, 2021
mmWave applications are all the rage. Why? Simply put, the 5G tidal wave is coming. Also, ADAS systems use 24 GHz for SRR applications and 77 GHz for LRR applications. Obviously, the world needs mmWave tech! Traditional mmWave technology spans the frequency range of 30 –...
Feb 24, 2021
Crowbits are programmable, LEGO-compatible, magnetically-coupled electronic blocks to interest kids in electronics and computing and facilitate their STEM activities....
Feb 24, 2021
With DVCon 2021 on the horizon we share a primer on our datapath verification technology HECTOR, exploring its impact on machine learning & AI chip design. The post Why Datapath Validation Is Important'€”and How HECTOR Technology Can Help appeared first on From Silico...
Feb 24, 2021
When I worked for Cadence back in the early oughts, we developed a layout database called OpenAccess, usually abbreviated to OA. It had actually been designed from the ground up to be the native... [[ Click on the title to access the full blog on the Cadence Community site. ...

featured video

Silicon-Proven Automotive-Grade DesignWare IP

Sponsored by Synopsys

Get the latest on Synopsys' automotive IP portfolio supporting ISO 26262 functional safety, reliability, and quality management standards, with an available architecture for SoC development and safety management.

Click here for more information

featured paper

Authenticating Remote Automotive Peripherals Using GMSL Tunneling

Sponsored by Maxim Integrated

Authentication can be applied to automotive environments to protect peripheral components from third-party counterfeits. This application note details how to implement automotive authentication with the use of gigabit multimedia serial link (GMSL).

Click here to download the whitepaper

Featured Chalk Talk

Smart Embedded Vision with PolarFire FPGAs

Sponsored by Mouser Electronics and Microchip

In embedded vision applications, doing AI inference at the edge is often required in order to meet performance and latency demands. But, AI inference requires massive computing power, which can exceed our overall power budget. In this episode of Chalk Talk, Amelia Dalton talks to Avery Williams of Microchip about using FPGAs to get the machine vision performance you need, without blowing your power, form factor, and thermal requirements.

More information about Microsemi / Microchip PolarFire FPGA Video & Imaging Kit