editor's blog
Subscribe Now

Being Ahead Puts You Further Ahead

We love the underdog. David slays Goliath. All of that. And we love the myth that hard work and a better idea will always win. When we win, we take credit for deserving the win due to our hard work. (We tend not to credit any accompanying luck or support from others or the existence of infrastructure for any of our success.)

So if that’s the case, then anyone should be able to knock us off our pedestal with yet harder work and a yet better idea, right? Well, not in real life. If any of you have tried to leave the comfort of working for an established company (so tempting, but I just can’t bring myself to use the phrase “the man”…) to challenge those incumbents with a new company or even as an individual, you know what I mean. There are structural barriers built into the system that give a sizeable edge to those currently on the pedestal.

It’s like an energy barrier thing. It’s really hard to get there, but, once you’re there, you don’t have to work as hard to stay there as you did to get there.

When talking to Synopsys about their new multi-source clock technology, they described a situation very much like this evolving in EDA. It used to be that all of the players had a more or less equal shot at getting foundry attention when a new process node comes up. But not so much anymore.

The new requirements of each node have become so demanding that tool development has to start earlier and earlier, and the foundries can really only work with one company to get everything sorted – it’s just too hard to manage multiple partners.

Which means that whoever was the leader at the prior node for a given piece of the toolchain (physical design tends to come first) becomes the lead for the next node. There’s actually a pretty good rationale for this: the companies with the highest market share get more input from customers as to what their requirements are at the next node, and there’s more opportunity for feedback on the tools being developed.

So it makes sense. But it certainly does reward the winner and make it easier for the winner to keep winning in the future, possibly locking out any contenders.

Leave a Reply

featured blogs
Oct 22, 2021
Voltus TM IC Power Integrity Solution is a power integrity and analysis signoff solution that is integrated with the full suite of design implementation and signoff tools of Cadence to deliver the... [[ Click on the title to access the full blog on the Cadence Community site...
Oct 21, 2021
We share AI chip design insights from AI Hardware Summit 2021, including wafer scale AI accelerator chips, high-bandwidth memory interfaces, and custom SoCs. The post 4 Futuristic Design Takeaways from the AI Hardware Summit 2021 appeared first on From Silicon To Software....
Oct 20, 2021
I've seen a lot of things in my time, but I don't think I was ready to see a robot that can walk, fly, ride a skateboard, and balance on a slackline....
Oct 4, 2021
The latest version of Intel® Quartus® Prime software version 21.3 has been released. It introduces many new intuitive features and improvements that make it easier to design with Intel® FPGAs, including the new Intel® Agilex'„¢ FPGAs. These new features and improvements...

featured video

DesignCon 2021 112G Ethernet & PCIe 6.0 IP Demos

Sponsored by Synopsys

This video features Synopsys' silicon-proven DesignWare 112G Ethernet and PCIe 6.0 PHY IP solutions successfully interoperating with Samtec's AI/ML edge connectors and Amphenol's Direct Attach Copper (DAC) cables with superior Bit Error Rates (BERs) at maximum performance.

Click here for more information about DesignWare 112G Ethernet PHY IP

featured paper

Voltage Balancing Techniques for Series Supercapacitor Connections

Sponsored by Maxim Integrated (now part of Analog Devices)

For applications where supercapacitors need to be charged to more than 2.5V or 2.7V, engineers are forced to connect multiple supercapacitors in a series. This application note reviews the voltage balancing techniques in series supercapacitor connections for Maxim’s MAX38886/MAX38888/MAX38889 backup regulators.

Click to read more

featured chalk talk

Power Profiler II

Sponsored by Mouser Electronics and Nordic Semiconductor

If you are working on a low-power IoT design, you are going to face power issues that can get quite complicated. Addressing these issues earlier in your design process can save you a lot of time, effort, and frustration. In this episode of Chalk Talk, Amelia Dalton chats with Kristian Sæther from Nordic Semiconductor about the details of the new Nordic Power Profiler Kit II - including how it can measure actual current, help you configure the right design settings, and show you a visualized power profile for your next design.

Click here for more information about the Nordic Semiconductor Power Profiler Kit II (PPK2)