editor's blog
Subscribe Now

Photonics on Different Silicon

The use of photons as signal carriers has historically gone towards long-distance transport, either over the air (feels like waves more than photons) or within fiber. But the distances of interest have dropped dramatically, to the point where there are discussions of using silicon photonics even for on-chip signaling.

In a conversation at Semicon West with imec’s Ludo Deferm, we discussed their current work. At this point, and for at least 10 years out, he doesn’t see CMOS and photonics co-existing on the same wafer. The bottleneck right now isn’t on-chip; it’s chip-to-chip. 40-60 Gb/s internally is fine for now. Which suggests the use of photonics in a separate chip in, for example, a 3D-IC stack or on an interposer: one for routing signals between the chips in the stack.

That photonic chip would be made with the same equipment as a CMOS chip – a specific goal of the imec work in commercializing silicon photonics, but it starts with a different wafer: SOI, with a thinner silicon layer than you would have in a typical CMOS wafer, and with that thickness (or thinness) tightly controlled to reduce optical losses.

You can read more about imec’s progress in their recent announcement.

Leave a Reply

featured blogs
Jul 17, 2025
Why do the links in Outlook emails always open in the Microsoft Edge web browser, even if you have another browser set as your default?...

Libby's Lab

Libby's Lab - Scopes out Littelfuse C&K Aerospace AeroSplice Connectors

Sponsored by Mouser Electronics and Littelfuse

Join Libby and Demo in this episode of “Libby’s Lab” as they explore the Littelfuse C&K Aerospace Aerosplice Connectors, available at Mouser.com! These connectors are ideal for high-reliability easy-to-use wire-to-wire connections in aerospace applications. Keep your circuits charged and your ideas sparking!

Click here for more information

featured paper

AI-based Defect Detection System that is Both High Performance and Highly Accurate Implemented in Low-cost, Low-power FPGAs

Sponsored by Altera

Learn how MAX® 10 FPGAs enable real-time, high-accuracy AI-based defect detection at the industrial edge without a GPU. This white paper explores a production-proven solution that delivers 24× higher accuracy, 488× lower latency, and 20× lower power than traditional approaches, with a compact footprint ideal for embedded vision systems.

Click to read more

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
258,908 views