editor's blog
Subscribe Now

Precipitating Out of the Cloud

Today we took a look at Vector Fabric’s new Pareon tool for parallelizing embedded code, and one of the things that makes it different from their prior tools is that they are no longer offering it in the cloud.

Vector Fabrics was one of the earlier tool vendors to make use of the cloud. Unlike some companies, they used the cloud as their only delivery mechanism. The entire tool GUI was a FLEX application executing in a browser.

But with Pareon, they’ve decided to revert to a more traditional delivery model (while keeping the GUI as is). And this is where you might automatically think, “Aha! See? No one wants to upload their crown jewels to the cloud!”

Well, there is still an element of that going on: some companies do indeed still have an issue with security. But the main drivers of their decision actually have nothing to do with that, and are very specific to their particular situation.

The biggest issue related to having libraries available in the cloud. It’s easy to analyze code in isolation if it doesn’t use any library calls. Not much code really works that way, however, meaning that, in addition to uploading your own program, you would need to upload libraries as well. This was a pain.

In order to minimize that, some people would isolate parts of their program for uploading to minimize their library call exposure. This was also a tough problem.

Things got even tougher when trying to support C++ because there are so many libraries. So, bringing things out of the cloud eliminates the issue entirely. It’s probably fair to say that the decision made it practical for them to claim support for C++.

The other issue that contributed was the simple fact that none of the other tools in the design environment were in the cloud. So there was this one piece of the tool chain in the cloud, outside the IDE; that can be a harder sell.

They do still see value having it in the cloud for things like training, for example, but, for mainstream use, Pareon will be executing locally, within users’ IDE.

Leave a Reply

featured blogs
Apr 16, 2021
The Team RF "μWaveRiders" blog series is a showcase for Cadence AWR RF products. Monthly topics will vary between Cadence AWR Design Environment release highlights, feature videos, Cadence... [[ Click on the title to access the full blog on the Cadence Community...
Apr 16, 2021
Spring is in the air and summer is just around the corner. It is time to get out the Old Farmers Almanac and check on the planting schedule as you plan out your garden.  If you are unfamiliar with a Farmers Almanac, it is a publication containing weather forecasts, plantin...
Apr 15, 2021
Explore the history of FPGA prototyping in the SoC design/verification process and learn about HAPS-100, a new prototyping system for complex AI & HPC SoCs. The post Scaling FPGA-Based Prototyping to Meet Verification Demands of Complex SoCs appeared first on From Silic...
Apr 14, 2021
By Simon Favre If you're not using critical area analysis and design for manufacturing to… The post DFM: Still a really good thing to do! appeared first on Design with Calibre....

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

From Chips to Ships, Solve Them All With HFSS

Sponsored by Ansys

There are virtually no limits to the design challenges that can be solved with Ansys HFSS and the new HFSS Mesh Fusion technology! Check out this blog to know what the latest innovation in HFSS 2021 can do for you.

Click here to read the blog post

featured chalk talk

Yield Explorer and SiliconDash

Sponsored by Synopsys

One a design goes to tape-out, the real challenges begin. Teams find themselves drowning in data from design-process-test during production ramp-up, and have to cope with data from numerous sources in different formats in the manufacturing test supply chain. In this episode of Chalk Talk, Amelia Dalton chats with Mark Laird of Synopsys in part three of our series on the Silicon LifeCycle Management (SLM) platform, discussing how Yield Explorer and SiliconDash give valuable insight to engineering and manufacturing teams.

More information about the Synopsys Silicon Lifecycle Management Platform