editor's blog
Subscribe Now

More Custom Cores

At DAC, there was a special event for first-time DAC exhibitors to come talk to media folks. Kind of a way for them to get better visibility. One company in particular caught my eye – a small firm called Esencia. They’ve announced their EScala Design Platform.

It’s actually reminiscent of Target Compiler, which we covered about a year ago in a piece on multicore automation. The idea is that they analyze a C or C++ algorithmic program (that is, not C specifically structured for high-level synthesis) and then implement a custom architecture. They make use of the OpenRISC ISA, but then partition data flows, merge instructions, create custom instructions, and try to remove instructions if necessary.

They say they could also target a MIPS architecture because it’s standard RISC; ARM is less easy. But they’re not really looking in that direction because their interest lies in deeply-embedded algorithms that don’t need a full-up processor (while at the same time claiming to outperform those same processors).

Much of where they seem to have spent their attention is on moving data around: memory management and I/O bandwidth. For instance, they can do 32 32-bit datapaths (and make it look like a 1024-bit memory).

Their focus has been on multiple data flows for a single core, but claim to be multicore-capable as well.

Their actual tools are cloud-based (although they can do custom installations). The GUI runs on Flash within a browser, although they also have a command-line mode.

You can find more at their website

Leave a Reply

featured blogs
Nov 15, 2019
As we seek to go faster and faster in our systems, heat grows as does the noise from the cooling fans. It is because of this heat and noise, many companies are investigating or switching to submersible cooling (liquid immersion cooling) options. Over the last few years, subme...
Nov 15, 2019
Electronic design is ever-changing to adapt with demand. The industry is currently shifting to incorporate more rigid-flex circuits as the preferred interconnect technology for items that would otherwise be off-board, or require a smaller form factor. Industries like IoT, wea...
Nov 15, 2019
"Ey up" is a cheery multi-purpose greeting that basically means "Hello" and "Hi there" and "How are you?" and "How's things?" all rolled into one....
Nov 15, 2019
[From the last episode: we looked at how intellectual property helps designers reuse circuits.] Last week we saw that, instead of creating a new CPU, most chip designers will buy a CPU design '€“ like a blueprint of the CPU '€“ and then use that in a chip that they'€™re...
Nov 15, 2019
Last week , I visited the Cadathlon@ICCAD event at the 2019 International Conference on Computer Aided Design . It was my first CADathlon and I was quite intrigued , since the organizers webpage... [[ Click on the title to access the full blog on the Cadence Community site. ...