editor's blog
Subscribe Now

More Custom Cores

At DAC, there was a special event for first-time DAC exhibitors to come talk to media folks. Kind of a way for them to get better visibility. One company in particular caught my eye – a small firm called Esencia. They’ve announced their EScala Design Platform.

It’s actually reminiscent of Target Compiler, which we covered about a year ago in a piece on multicore automation. The idea is that they analyze a C or C++ algorithmic program (that is, not C specifically structured for high-level synthesis) and then implement a custom architecture. They make use of the OpenRISC ISA, but then partition data flows, merge instructions, create custom instructions, and try to remove instructions if necessary.

They say they could also target a MIPS architecture because it’s standard RISC; ARM is less easy. But they’re not really looking in that direction because their interest lies in deeply-embedded algorithms that don’t need a full-up processor (while at the same time claiming to outperform those same processors).

Much of where they seem to have spent their attention is on moving data around: memory management and I/O bandwidth. For instance, they can do 32 32-bit datapaths (and make it look like a 1024-bit memory).

Their focus has been on multiple data flows for a single core, but claim to be multicore-capable as well.

Their actual tools are cloud-based (although they can do custom installations). The GUI runs on Flash within a browser, although they also have a command-line mode.

You can find more at their website

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Data Connectivity at Phoenix Contact
Single pair ethernet provides a host of benefits that can enable seamless data communication for a variety of different applications. In this episode of Chalk Talk, Amelia Dalton and Guadalupe Chalas from Phoenix Contact explore the role that data connectivity will play for the future of an all electric society, the benefits that single pair ethernet brings to IIoT designs and how Phoenix Contact is furthering innovation in this arena.
Jan 5, 2024
14,628 views