editor's blog
Subscribe Now

More Custom Cores

At DAC, there was a special event for first-time DAC exhibitors to come talk to media folks. Kind of a way for them to get better visibility. One company in particular caught my eye – a small firm called Esencia. They’ve announced their EScala Design Platform.

It’s actually reminiscent of Target Compiler, which we covered about a year ago in a piece on multicore automation. The idea is that they analyze a C or C++ algorithmic program (that is, not C specifically structured for high-level synthesis) and then implement a custom architecture. They make use of the OpenRISC ISA, but then partition data flows, merge instructions, create custom instructions, and try to remove instructions if necessary.

They say they could also target a MIPS architecture because it’s standard RISC; ARM is less easy. But they’re not really looking in that direction because their interest lies in deeply-embedded algorithms that don’t need a full-up processor (while at the same time claiming to outperform those same processors).

Much of where they seem to have spent their attention is on moving data around: memory management and I/O bandwidth. For instance, they can do 32 32-bit datapaths (and make it look like a 1024-bit memory).

Their focus has been on multiple data flows for a single core, but claim to be multicore-capable as well.

Their actual tools are cloud-based (although they can do custom installations). The GUI runs on Flash within a browser, although they also have a command-line mode.

You can find more at their website

Leave a Reply

featured blogs
Jul 9, 2020
I just read '€œEmpty World'€ by John Christopher, and I'€™m sure you will be as amazed as I to discover that this book has a hint of a sniff of the post-apocalyptic about it....
Jul 9, 2020
It happens all the time. We'€™re online with a designer and we'€™re looking at a connector in our picture search. He says '€œI need a connector that looks just like this one, but '€¦'€ and then he goes on to explain something he needs that'€™s unique to his desig...
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...

Featured Video

Product Update: New DesignWare® IOs

Sponsored by Synopsys

Join Faisal Goriawalla for an update on Synopsys’ DesignWare GPIO and Specialty IO IP, including LVDS, I2C and I3C. The IO portfolio is silicon-proven across a range of foundries and process nodes, and is ready for your next SoC design.

Click here for more information about DesignWare Embedded Memories, Logic Libraries and Test Videos

Featured Chalk Talk

Magnetics for High Voltage

Sponsored by Mouser Electronics and Bourns

With today’s trend toward ever-increasing voltages in energy systems, choosing the right transformer for the job has become an engineering challenge. High voltages demand careful attention to insulation, clearance, and creepage. In this episode of Chalk Talk, Amelia Dalton chats with Cathal Sheehan of Bourns about choosing magnetics for high-voltage applications.

More information about Bourns Magnetics for High Voltage Applications