editor's blog
Subscribe Now

Hierarchical Bug Tracking

Right about the time I was trying to sort through the recent DM tussle, I also happened to be talking to Dassault about their new Hierarchical Defect Management capability in order to understand what the “hierarchical” bit was all about.

This is a new feature targeted for large enterprises that have multiple teams on multiple projects around the world. If such a company is efficient, then they’ll be sharing and re-using a lot of their internal code. The flip side of that is that, when a bug is found, it may have spread throughout the organization like mold through bread.

The hierarchical capability allows a company to keep track of this. Once they’ve determined the version where the bug was introduced (which may be earlier than the version where it was found) , they can then trace up and down the hierarchy to propagate the necessary actions through parent/child relationships, but also across (and then up/down) to different projects and products.

You can link with a CRM system to determine which customers may have received a product with the defect if it ended up being shipped. It can also tie into their supply chain management tool if there are implications on upstream supplies.

All in all, the intent is to take a more holistic view of the impact of a defect not just for a project, but across the enterprise.

Leave a Reply

featured blogs
Jan 26, 2022
With boards becoming more complex and lightweight at the same time, designing and manufacturing a cost-effective and reliable PCB has assumed greater significance than ever before. Inaccurate or... [[ Click on the title to access the full blog on the Cadence Community site. ...
Jan 26, 2022
PCIe 5.0 designs are currently in massive deployment; learn about the standard and explore PCIe 5.0 applications and the importance of silicon-proven IP. The post The PCI Express 5.0 Superhighway Is Wide, Fast, and Ready for Your Designs appeared first on From Silicon To Sof...
Jan 24, 2022
I just created a handy-dandy one-page Quick-Quick-Start Guide for seniors that covers their most commonly asked questions pertaining to the iPhone SE....

featured video

Synopsys & Samtec: Successful 112G PAM-4 System Interoperability

Sponsored by Synopsys

This Supercomputing Conference demo shows a seamless interoperability between Synopsys' DesignWare 112G Ethernet PHY IP and Samtec's NovaRay IO and cable assembly. The demo shows excellent performance, BER at 1e-08 and total insertion loss of 37dB. Synopsys and Samtec are enabling the industry with a complete 112G PAM-4 system, which is essential for high-performance computing.

Click here for more information about DesignWare Ethernet IP Solutions

Featured Paper

EV Kit for ADI’s nanoPower 300nA Quiescent Current, Synchronous Step-up DC-DC Module

Sponsored by Analog Devices

Learn how to use the MAXM17225 EV kit with detailed procedure and circuit connections to test the MAXM17225’s functionality. Some of the features of the ev kit include a 0.4V to 5.5V input range, a 1.8V to 5V resistor selectable output voltage, and 1A peak inductor current limit.

Find Out More

featured chalk talk

Build, Deploy and Manage Your FPGA-based IoT Edge Applications

Sponsored by Mouser Electronics and Intel

Designing cloud-connected applications with FPGAs can be a daunting engineering challenge. But, new platforms promise to simplify the process and make cloud-connected IoT design easier than ever. In this episode of Chalk Talk, Amelia Dalton chats with Tak Ikushima of Intel about how a collaboration between Microsoft and Intel is pushing innovation forward with a new FPGA Cloud Connectivity Kit.

Click here for more information about Terasic Technologies FPGA Cloud Connectivity Kit