editor's blog
Subscribe Now

Hierarchical Bug Tracking

Right about the time I was trying to sort through the recent DM tussle, I also happened to be talking to Dassault about their new Hierarchical Defect Management capability in order to understand what the “hierarchical” bit was all about.

This is a new feature targeted for large enterprises that have multiple teams on multiple projects around the world. If such a company is efficient, then they’ll be sharing and re-using a lot of their internal code. The flip side of that is that, when a bug is found, it may have spread throughout the organization like mold through bread.

The hierarchical capability allows a company to keep track of this. Once they’ve determined the version where the bug was introduced (which may be earlier than the version where it was found) , they can then trace up and down the hierarchy to propagate the necessary actions through parent/child relationships, but also across (and then up/down) to different projects and products.

You can link with a CRM system to determine which customers may have received a product with the defect if it ended up being shipped. It can also tie into their supply chain management tool if there are implications on upstream supplies.

All in all, the intent is to take a more holistic view of the impact of a defect not just for a project, but across the enterprise.

Leave a Reply

featured blogs
Jun 23, 2021
Sr. VP of Engineering Jumana Muwafi explains the role of semiconductor IP development in electronic design automation & shares advice for women in leadership. The post Q&A with Jumana Muwafi, Sr. VP of Engineering: Pushing the Envelope on IP Innovation appeared fir...
Jun 23, 2021
PCB design complexities increase with the increase in the number of parts and layers in a design. For creating these complex designs with maximum efficiency, the design tool should be equipped with... [[ Click on the title to access the full blog on the Cadence Community sit...
Jun 23, 2021
Samtec presented a proof-of-concept demonstration of our new waveguide technology at IMS 2021 in Atlanta, Georgia. In this video, filmed at the show, Mike Dunne, Samtec’s Director of RF Business Development, gives us an update on the new technology and walks us through ...
Jun 21, 2021
By James Paris Last Saturday was my son's birthday and we had many things to… The post Time is money'¦so why waste it on bad data? appeared first on Design with Calibre....

featured video

Kyocera Super Resolution Printer with ARC EV Vision IP

Sponsored by Synopsys

See the amazing image processing features that Kyocera’s TASKalfa 3554ci brings to their customers.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

Create Your Own Custom Chip for Less than $10K

Sponsored by Efabless

Imagine what your team could create if you could develop a custom analog/mixed-signal chip for under $10K. Efabless provides a pre-designed carrier chip which includes a RISC-V processor and subsystem along with ten square millimeters of customizable area, bundled together on a wafer shuttle targeting SkyWater's 130nm process and supported by open-source or proprietary tools for just $9,750.

Click to learn more

featured chalk talk

Accelerating Physical Verification Productivity Part Two

Sponsored by Synopsys

Physical verification of IC designs at today’s advanced process nodes requires an immense amount of processing power. But, getting your design and verification tools to take full advantage of the compute resources available can be a challenge. In this episode of Chalk Talk, Amelia Dalton chats with Manoz Palaparthi of Synopsys about dramatically improving the performance of your physical verification process. 

Click here for more information about Physical Verification using IC Validator