editor's blog
Subscribe Now

Atrenta Goes Functional

Atrenta says that their customers consider their SpyGlass tool to be the definitive answer on whether their RTL code is up to snuff. But that’s largely been on the basis of whether the RTL looks good or follows well-behaved, well-understood styles. It also looks at whether clocks are likely to behave well as they jump domains, whether the power is optimized, whether the thing is testable, whether the timing constraints are right, and whether the routing is too congested.

But they haven’t been able to tell you whether the actual RTL behavior is as you expect; they’ve remained outside the functional verification category. There are two main tools for checking behavior: simulation and the use of assertions. And the latter is reasonably congruent to the kinds of technology that Atrenta has – specifically, formal methods.

But assertions have taken some time to catch on. They’ve been described as hard to write for anything more than simple tests and finicky in that you have to do it just right or else you might end up chasing your tail. This is where assertion synthesis has tried to make life easier.

One company engaging in assertion synthesis is NextOp, and Atrenta recently announced that they’re acquiring the company in order to add functional verification to their portfolio. They claim that this will give them full coverage of front-end design activities.

You can find out more about the acquisition (except for the terms) in their release.

Leave a Reply

featured blogs
Oct 14, 2019
Simon Segars opened Arm TechCon with a new look, having discovered that real men have beards. This is the 15th Arm TechCon. In this post I'm going to focus on the new things that Arm announced... [[ Click on the title to access the full blog on the Cadence Community sit...
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...