editor's blog
Subscribe Now

Atrenta Goes Functional

Atrenta says that their customers consider their SpyGlass tool to be the definitive answer on whether their RTL code is up to snuff. But that’s largely been on the basis of whether the RTL looks good or follows well-behaved, well-understood styles. It also looks at whether clocks are likely to behave well as they jump domains, whether the power is optimized, whether the thing is testable, whether the timing constraints are right, and whether the routing is too congested.

But they haven’t been able to tell you whether the actual RTL behavior is as you expect; they’ve remained outside the functional verification category. There are two main tools for checking behavior: simulation and the use of assertions. And the latter is reasonably congruent to the kinds of technology that Atrenta has – specifically, formal methods.

But assertions have taken some time to catch on. They’ve been described as hard to write for anything more than simple tests and finicky in that you have to do it just right or else you might end up chasing your tail. This is where assertion synthesis has tried to make life easier.

One company engaging in assertion synthesis is NextOp, and Atrenta recently announced that they’re acquiring the company in order to add functional verification to their portfolio. They claim that this will give them full coverage of front-end design activities.

You can find out more about the acquisition (except for the terms) in their release.

Leave a Reply

featured blogs
Oct 28, 2021
Spectre 21.1 ISR2 and Virtuoso IC6.1.8 ISR21 introduce the new Voltus TM -XFi Custom Power Integrity Solution, a new transistor-level electromigration and IR drop (EMIR) solution that provides a... [[ Click on the title to access the full blog on the Cadence Community site. ...
Oct 27, 2021
ASIC hardware verification is a complex process; explore key challenges and bug hunting, debug, and SoC verification solutions to satisfy sign-off requirements. The post The Quest for Bugs: The Key Challenges appeared first on From Silicon To Software....
Oct 20, 2021
I've seen a lot of things in my time, but I don't think I was ready to see a robot that can walk, fly, ride a skateboard, and balance on a slackline....
Oct 4, 2021
The latest version of Intel® Quartus® Prime software version 21.3 has been released. It introduces many new intuitive features and improvements that make it easier to design with Intel® FPGAs, including the new Intel® Agilex'„¢ FPGAs. These new features and improvements...

featured video

Fast & Accurate 3D Object Detection for LiDAR with DesignWare ARC EV Processor IP

Sponsored by Synopsys

This demo, developed in partnership with Sensor Cortek, executes the FA3D algorithm on ARC EV7x processor with DNN engine. It shows 3D boxes rendered onto objects detected in the video frames, enabling the development of driver assistance systems.

Click here for more information

featured paper

Enabling Industry 4.0 with Low Power, Secure & Reliable Microcontrollers

Sponsored by Maxim Integrated (now part of Analog Devices)

With the manufacturing and industrial markets becoming smarter and marching towards Industry 4.0, the newest Ultra Low Power & Secure Microcontrollers are essential to achieving the fastest, most secure, and highest reliability designs for these markets. Maxim's portfolio of MCUs are offered in a variety of low complexity packaging options, with the latest security features, Error Correcting Code on memories, and many other features which help designers make the most out of their products.

Click to read more

featured chalk talk

In-Chip Sensing and PVT Monitoring

Sponsored by Synopsys

In-chip monitoring can significantly alter the lifecycle management landscape. By taking advantage of modern techniques, today’s more complex designs can be optimized even after they are deployed. In this episode of Chalk Talk, Amelia Dalton chats with Stephen Crosher of Synopsys about silicon lifecycle management and how to take full advantage of the optimization opportunities available for scalability, reliability, and much more.

Click here for more information about in-chip monitoring and sensing