editor's blog
Subscribe Now

Atrenta Goes Functional

Atrenta says that their customers consider their SpyGlass tool to be the definitive answer on whether their RTL code is up to snuff. But that’s largely been on the basis of whether the RTL looks good or follows well-behaved, well-understood styles. It also looks at whether clocks are likely to behave well as they jump domains, whether the power is optimized, whether the thing is testable, whether the timing constraints are right, and whether the routing is too congested.

But they haven’t been able to tell you whether the actual RTL behavior is as you expect; they’ve remained outside the functional verification category. There are two main tools for checking behavior: simulation and the use of assertions. And the latter is reasonably congruent to the kinds of technology that Atrenta has – specifically, formal methods.

But assertions have taken some time to catch on. They’ve been described as hard to write for anything more than simple tests and finicky in that you have to do it just right or else you might end up chasing your tail. This is where assertion synthesis has tried to make life easier.

One company engaging in assertion synthesis is NextOp, and Atrenta recently announced that they’re acquiring the company in order to add functional verification to their portfolio. They claim that this will give them full coverage of front-end design activities.

You can find out more about the acquisition (except for the terms) in their release.

Leave a Reply

featured blogs
May 24, 2024
Could these creepy crawly robo-critters be the first step on a slippery road to a robot uprising coupled with an insect uprising?...
May 23, 2024
We're investing in semiconductor workforce development programs in Latin America, including government and academic partnerships to foster engineering talent.The post Building the Semiconductor Workforce in Latin America appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Designing for Functional Safety with Infineon Memory
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Alex Bahm from Infineon investigate the benefits of Infineon’s SEMPER NOR Flash and how the reliability, long-term data retention, and functional safety compliance make this memory solution a great choice for a variety of mission critical applications. They also examine how SEMPER NOR Flash has been architected and designed for functional safety and how Infineon’s Solutions Hub can help you get started using SEMPER NOR Flash in your next design.
Apr 22, 2024
4,503 views