editor's blog
Subscribe Now

Atrenta Goes Functional

Atrenta says that their customers consider their SpyGlass tool to be the definitive answer on whether their RTL code is up to snuff. But that’s largely been on the basis of whether the RTL looks good or follows well-behaved, well-understood styles. It also looks at whether clocks are likely to behave well as they jump domains, whether the power is optimized, whether the thing is testable, whether the timing constraints are right, and whether the routing is too congested.

But they haven’t been able to tell you whether the actual RTL behavior is as you expect; they’ve remained outside the functional verification category. There are two main tools for checking behavior: simulation and the use of assertions. And the latter is reasonably congruent to the kinds of technology that Atrenta has – specifically, formal methods.

But assertions have taken some time to catch on. They’ve been described as hard to write for anything more than simple tests and finicky in that you have to do it just right or else you might end up chasing your tail. This is where assertion synthesis has tried to make life easier.

One company engaging in assertion synthesis is NextOp, and Atrenta recently announced that they’re acquiring the company in order to add functional verification to their portfolio. They claim that this will give them full coverage of front-end design activities.

You can find out more about the acquisition (except for the terms) in their release.

Leave a Reply

featured blogs
Oct 23, 2020
Processing a component onto a PCB used to be fairly straightforward. Through hole products, a single or double row surface mount with a larger center-line rarely offer unique challenges obtaining a proper solder joint. However, as electronics continue to get smaller and conne...
Oct 23, 2020
[From the last episode: We noted that some inventions, like in-memory compute, aren'€™t intuitive, being driven instead by the math.] We have one more addition to add to our in-memory compute system. Remember that, when we use a regular memory, what goes in is an address '...
Oct 23, 2020
Any suggestions for a 4x4 keypad in which the keys aren'€™t wobbly and you don'€™t have to strike a key dead center for it to make contact?...
Oct 23, 2020
At 11:10am Korean time this morning, Cadence's Elias Fallon delivered one of the keynotes at ISOCC (International System On Chip Conference). It was titled EDA and Machine Learning: The Next Leap... [[ Click on the title to access the full blog on the Cadence Community ...

featured video

Better PPA with Innovus Mixed Placer Technology – Gigaplace XL

Sponsored by Cadence Design Systems

With the increase of on-chip storage elements, it has become extremely time consuming to come up with an optimized floorplan with manual methods. Innovus Implementation’s advanced multi-objective placement technology, GigaPlace XL, provides automation to optimize at scale, concurrent placement of macros, and standard cells for multiple objectives like timing, wirelength, congestion, and power. This technology provides an innovative way to address design productivity along with design quality improvements reducing weeks of manual floorplan time down to a few hours.

Click here for more information about Innovus Implementation System

featured paper

Fundamentals of Precision ADC Noise Analysis

Sponsored by Texas Instruments

Build your knowledge of noise performance with high-resolution delta-sigma ADCs. This e-book covers types of ADC noise, how other components contribute noise to the system, and how these noise sources interact with each other.

Click here to download the whitepaper

featured chalk talk

Using the Graphical PMSM FOC Component in Harmony3

Sponsored by Microchip and Mouser Electronics

Developing embedded software, and particularly configuring your embedded system can be a major pain for development engineers. Getting all the drivers, middleware, and libraries you need set up and in the right place and working is a constant source of frustration. In this episode of Chak Talk, Amelia Dalton chats with Brett Novak of Microchip about Microchip’s MPLAB Harmony 3, with the MPLAB Harmony Configurator - an embedded development framework with a drag-and-drop GUI that makes configuration a snap.

Click here for more information about Microchip Technology MPLAB® X Integrated Development Environment (IDE)