editor's blog
Subscribe Now

Full-Wave 3D IC Sign-Off

I mentioned Nimbic’s cloud moves the other day, but that’s just about the delivery vehicle for their tools. With respect to the tools themselves, their message at DAC this year was that they can now handle the package analysis needs of 3D IC projects with sign-off-level quality.

Those of us that are used to thinking in terms of die analysis might be given pause: multiple dice at advanced technology nodes, full wave, no shortcuts… wow, immense, right? Think about the grid you must need!

Well, not quite. This is package, not die, analysis. Bond pads and other package features aren’t shrinking quite as fast as the rest of the die, so what drives the challenge here is not so much a reduction in feature size, but increases in performance – that is, the wavelength of propagating signals. If the frequency doubles, then, because this is 3D, the mesh volume goes up by 8X.

Companies have been analyzing 3D ICs before now, but, according to Nimbic, they’ve been doing it by isolating critical geometries or partitioning the analysis and then reassembling the conclusions. So they say that this is the first opportunity to do the entire project in one go.

Leave a Reply

featured blogs
Dec 1, 2022
Raspberry Pi are known for providing lost-cost computing around the world. Their computers have been used by schools, small businesses, and even government call centers. One of their missions is to educate children about computers and to help them realize their potential thro...
Nov 30, 2022
By Chris Clark, Senior Manager, Synopsys Automotive Group The post How Software-Defined Vehicles Expand the Automotive Revenue Stream appeared first on From Silicon To Software....
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

How to Harness the Massive Amounts of Design Data Generated with Every Project

Sponsored by Cadence Design Systems

Long gone are the days where engineers imported text-based reports into spreadsheets and sorted the columns to extract useful information. Introducing the Cadence Joint Enterprise Data and AI (JedAI) platform created from the ground up for EDA data such as waveforms, workflows, RTL netlists, and more. Using Cadence JedAI, engineering teams can visualize the data and trends and implement practical design strategies across the entire SoC design for improved productivity and quality of results.

Learn More

featured paper

How SHP in plastic packaging addresses 3 key space application design challenges

Sponsored by Texas Instruments

TI’s SHP space-qualification level provides higher thermal efficiency, a smaller footprint and increased bandwidth compared to traditional ceramic packaging. The common package and pinout between the industrial- and space-grade versions enable you to get the newest technologies into your space hardware designs as soon as the commercial-grade device is sampling, because all prototyping work on the commercial product translates directly to a drop-in space-qualified SHP product.

Click to read more

featured chalk talk

EiceDRIVER™ F3 Enhanced: Isolated Gate Driver with DESAT

Sponsored by Mouser Electronics and Infineon

When it comes to higher power applications, galvanically isolated gate drivers can be great solution for power modules and silicon carbide MOSFETS. In this episode of Chalk Talk, Amelia Dalton and Emanuel Eni from Infineon examine Infineon’s EiceDRIVER™ F3 Enhanced isolated gate driver family. They take a closer look at advantages of galvanic isolation and the key features and benefits that this gate driver family can bring to your next design.

Click here for more information about Infineon Technologies Eval-1ED3321MC12N Evaluation Board