editor's blog
Subscribe Now

A New 3D IC Approach

While 3D ICs have been sexy for a while, actually building them has been a bit more of a stately process than simply talking about them. The details house numerous devils that must be worked out in order for the process to be manufacturable.

One way that TSMC is approaching it is through what they call CoWoS: Chip on Wafer on Substrate. This is a 2.5-D process, really: the multiple dice are mounted on a silicon interposer. The catch is that this happens while the interposer wafer is still whole. This allows known-good dice to be mounted and tested together using a wafer methodology instead of assembling onto interposers that have already been diced up.

Once the completed stack is diced up, they are mounted on the package substrate, and packaging proceeds as normal.

The issues driving this approach are concerns that potential customers of 3D IC processing have ostensibly had about having multiple players in the process, with wafers from different sources being shuttled to packaging houses for further assembly. Some companies apparently view such a process as risky. Using this process, TSMC controls and does everything up to and including getting the structures onto the package substrate (making me wonder whether it was really customers or simply TSMC who was concerned).

Cadence’s role was in the front-end design portion of the project. You have multiple dice that have to know something about each other in order for the required signals to meet properly, and in order for traces that start on one die and end on another, passing through the interposer en route, to be modeled properly. This can have a non-trivial effect on the design workflow, since changes on one die may have implications for another die, and such events must be communicated. It’s still a partially-manual process, but they’re laying down the infrastructure for this paradigm change.

Modeling of the TSVs themselves (which communicate from the interposer redistribution layer down to the package substrate) is also new.

Cadence expects TSMC to go into full production on this in 2013; right now, come customers are working with it in a pre-production state.

You can find more info in Cadence’s release

Leave a Reply

featured blogs
Jul 20, 2024
If you are looking for great technology-related reads, here are some offerings that I cannot recommend highly enough....

featured video

Larsen & Toubro Builds Data Centers with Effective Cooling Using Cadence Reality DC Design

Sponsored by Cadence Design Systems

Larsen & Toubro built the world’s largest FIFA stadium in Qatar, the world’s tallest statue, and one of the world’s most sophisticated cricket stadiums. Their latest business venture? Designing data centers. Since IT equipment in data centers generates a lot of heat, it’s important to have an efficient and effective cooling system. Learn why, Larsen & Toubro use Cadence Reality DC Design Software for simulation and analysis of the cooling system.

Click here for more information about Cadence Multiphysics System Analysis

featured chalk talk

Extend Coin Cell Battery Life with Nexperia’s Battery Life Booster
Sponsored by Mouser Electronics and Nexperia
In this episode of Chalk Talk, Amelia Dalton and Tom Wolf from Nexperia examine how Nexperia’s Battery Life Booster ICs can not only extend coin cell battery life, but also increase the available power of these batteries and reduce battery overall waste. They also investigate the role that adaptive power optimization plays in these ICs and how you can get started using a Nexperia Battery Life Booster IC in your next design.  
Mar 22, 2024
17,473 views