editor's blog
Subscribe Now

Pulsic Adds Guided Flows

Pulsic has been gradually taking their technologies and turning them into flows. We saw that last year with their planning tools; now place and route are getting the treatment.

They’ve announced a placer and a router for custom digital design and a router for custom analog design. Note that they don’t have one bucket for “custom” that handles both digital and analog since the two typically involve different problems that need solving.

They’ve incorporated automation both in the placing and routing, but we all know that the whole reason custom design is separate from digital design is that automation has a spotty record for custom design. It’s actually getting better, but, in all cases, designers get far more control than they would with a standard digital tool.

Pulsic has implemented guided flows that can either be automatically traversed from beginning to end or “single-stepped,” with the ability to stop – or not – after any particular step. Some of those steps in turn involve automated layout steps, and one of the key reasons for stopping might be to check what the tool did with either the placement or routing.

While an equivalent digital tool provides a take-it-or-leave-it result, allowing only indirect influence through constraints and design rules, the Pulsic tools allow direct intervention – manually tweaking the results – as well as indirect influence.

Much detail on the tools and what they do is available in their release.

Leave a Reply

featured blogs
Jan 23, 2020
In my presentation "What the FAQ is an FPGA?" we will rend the veils asunder and reveal all, so attendees had best wear dark glasses....
Jan 23, 2020
Embedded design trends typically revolve around three main ideas: faster data rates, smaller form factors and cost-effective solutions. Those design trends drive the theme for the 2020 Embedded Tech Trends forum: The Business and Technology Forum for Critical and Intelligent ...
Jan 22, 2020
Master the design and verification of next gen transport: Part One – Overview Master the design and verification of next gen transport: Part Two – High-Level Synthesis Master the design and verification of next gen transport: Part Three – Functional Safety M...
Jan 17, 2020
[From the last episode: We saw how virtual memory helps resolve the differences between where a compiler thinks things will go in memory and the real memories in a real system.] We'€™ve talked a lot about memory '€“ different kinds of memory, cache memory, heap memory, vi...

Featured Video

Automotive Trends Driving New SoC Architectures -- Synopsys

Sponsored by Synopsys

Today’s automotive trends are driving new design requirements for automotive SoCs targeting ADAS, gateways, connected cars and infotainment. Find out why it is essential to use pre-designed, pre-verified, reusable automotive-optimized IP to meet such new requirements and accelerate design time.

Drive Your Next Design to Completion Today with DesignWare IP® for Automotive SoCs