editor's blog
Subscribe Now

Pulsic Adds Guided Flows

Pulsic has been gradually taking their technologies and turning them into flows. We saw that last year with their planning tools; now place and route are getting the treatment.

They’ve announced a placer and a router for custom digital design and a router for custom analog design. Note that they don’t have one bucket for “custom” that handles both digital and analog since the two typically involve different problems that need solving.

They’ve incorporated automation both in the placing and routing, but we all know that the whole reason custom design is separate from digital design is that automation has a spotty record for custom design. It’s actually getting better, but, in all cases, designers get far more control than they would with a standard digital tool.

Pulsic has implemented guided flows that can either be automatically traversed from beginning to end or “single-stepped,” with the ability to stop – or not – after any particular step. Some of those steps in turn involve automated layout steps, and one of the key reasons for stopping might be to check what the tool did with either the placement or routing.

While an equivalent digital tool provides a take-it-or-leave-it result, allowing only indirect influence through constraints and design rules, the Pulsic tools allow direct intervention – manually tweaking the results – as well as indirect influence.

Much detail on the tools and what they do is available in their release.

Leave a Reply

featured blogs
Oct 29, 2020
'€˜Conserve Power' is a series of blogs that gives a sneak peek into the world of low power verification. It uncovers the functionality and potential of Virtuoso Power Manager, which lets you... [[ Click on the title to access the full blog on the Cadence Community si...
Oct 28, 2020
You rarely get to hear people of this caliber talk in this '€œfireside chat'€ manner, so I would advise younger engineers to take the time to listen to these industry luminaries....
Oct 27, 2020
Back in January 2020, we rolled out a new experience for component data for our discrete wire products. This update has been very well received. In that blog post, we promised some version 2 updates that would better organize the new data. With this post, we’re happy to...
Oct 23, 2020
[From the last episode: We noted that some inventions, like in-memory compute, aren'€™t intuitive, being driven instead by the math.] We have one more addition to add to our in-memory compute system. Remember that, when we use a regular memory, what goes in is an address '...

featured video

Demo: Inuitive NU4000 SoC with ARC EV Processor Running SLAM and CNN

Sponsored by Synopsys

Autonomous vehicles, robotics, augmented and virtual reality all require simultaneous localization and mapping (SLAM) to build a map of the surroundings. Combining SLAM with a neural network engine adds intelligence, allowing the system to identify objects and make decisions. In this demo, Synopsys ARC EV processor’s vision engine (VPU) accelerates KudanSLAM algorithms by up to 40% while running object detection on its CNN engine.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

Designing highly efficient, powerful and fast EV charging stations

Sponsored by Texas Instruments

Scaling the necessary power for fast EV charging stations can be challenging. One solution is to use modular power converters stacked in parallel. Learn more in our technical article.

Click here to download the technical article

Featured Chalk Talk

Benefits of FPGAs & eFPGA IP in Futureproofing Compute Acceleration

Sponsored by Achronix

In the quest to accelerate and optimize today’s computing challenges such as AI inference, our system designs have to be flexible above all else. At the confluence of speed and flexibility are today’s new FPGAs and e-FPGA IP. In this episode of Chalk Talk, Amelia Dalton chats with Mike Fitton from Achronix about how to design systems to be both fast and future-proof using FPGA and e-FPGA technology.

Click here for more information about the Achronix Speedster7 FPGAs