editor's blog
Subscribe Now

FPGA Prototype Debug Access

When tracing events on any kind of system, it’s always faster to go local: the farther away the data has to go, the slower it goes. Which is why FPGAs are nice in that their internal memory can be used as a trace buffer, allowing really fast capture.

But that also means that you have to have that memory available. Synopsys has announced a daughter card for their HAPS prototype systems that allows fast capture to an off-chip memory. It uses their custom HAPS-TRAK connector. The clock can run over 200 MHz, but it’s used to sample a system clock of up to 60 MHz. It works in conjunction with their RTL debugger, Identify (of Synplicity pedigree).

Some FPGA resource is still needed – roughly 500 LUTs for the SRAM controller and 2-4 LUTs per watchpoint – but the need for FPGA trace buffer memory is eliminated.

The connector that this debug card plugs into is also used for a variety of other I/O adapter cards – which, at first blush, would seem to be a problem since you can’t stack daughter cards. If there were only one, then you’d have to choose between I/O and debug – not a fun choice. But, in fact, there are 6 or 7 such connectors per FPGA (and multiple FPGAs per board), so any such tradeoff is much less likely.

After the trace capture, the daughter card can be offloaded via JTAG, which does take a couple minutes.

More detail in their release

Leave a Reply

featured blogs
Dec 5, 2023
Introduction PCIe (Peripheral Component Interconnect Express) is a high-speed serial interconnect that is widely used in consumer and server applications. Over generations, PCIe has undergone diversified changes, spread across transaction, data link and physical layers. The l...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

VITA RF Product Portfolio: Enabling An OpenVPX World
Interoperability is a very valuable aspect of military and aerospace electronic designs and is a cornerstone to VITA, OpenVPX and SOSA. In this episode of Chalk Talk, Amelia Dalton and Eddie Alexander from Amphenol SV explore Amphenol SV’s portfolio of VITA RF solutions. They also examine the role that SOSA plays in the development of military and aerospace systems and how you can utilize Amphenol SV’s VITA RF solutions in your next design.
Oct 25, 2023
4,933 views