editor's blog
Subscribe Now

High-Sigma Simulations

We’ve noted before that the meaning of “corners” is much less obvious for analog circuits than it is for digital. Solido noted in a recent announcement that memory design in particular highlights the challenge. Memories are built of analog circuits that are repeated numerous times, and getting them all to yield on aggressive processes with enormous variation is a tough job.

They say that the standard Monte Carlo “run enough samples to cover the space, and then interpolate the gaps” approach has become untenable because of the number of samples that must be taken – billions – to capture a process with enough fidelity to capture problem areas. You can go with fewer points to simulate, but you may interpolate or extrapolate incorrectly – drastically so in some cases. In particular, if you’re trying for a high-sigma design, it’s unlikely that you’ll adequately check out the tails of the process.

So Solido has announced an enhanced form of meta-simulation: it’s a way they have of analyzing the sample set to determine which points to simulate rather than simulating them all. They claim they can run a 5-billion-sample set in as little 15 minutes. They claim no loss of confidence in the result as compared to running all 5 billion simulations.

You can find more information and a link to some whitepapers in their release

Leave a Reply

featured blogs
Feb 21, 2024
In the dynamic landscape of automotive design, optimizing aerodynamics is key to achieving peak performance, fuel efficiency, vehicle range, and sustainability. Large eddy simulation (LES), a cutting-edge simulation technique, is reshaping how we approach automotive aerodynam...
Feb 15, 2024
This artist can paint not just with both hands, but also with both feet, and all at the same time!...

featured video

Shape The Future Now with Synopsys ARC-V Processor IP

Sponsored by Synopsys

Synopsys ARC-V™ Processor IP delivers the optimal power-performance-efficiency and extensibility of ARC processors with broad software and tools support from Synopsys and the expanding RISC-V ecosystem. Built on the success of multiple generations of ARC processor IP covering a broad range of processor implementations, including functional safety (FS) versions, the ARC-V portfolio delivers what you need to optimize and differentiate your SoC.

Learn more about Synopsys ARC-V RISC-V Processor IP

featured paper

How to Deliver Rock-Solid Supply in a Complex and Ever-Changing World

Sponsored by Intel

A combination of careful planning, focused investment, accurate tracking, and commitment to product longevity delivers the resilient supply chain FPGA customers require.

Click here to read more

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
22,156 views