editor's blog
Subscribe Now

Ready for More Inspection

Not long ago we covered a set of inspection tools announced by KLA-Tencor. They have recently announced yet another inspection tool, which they call CIRCL. The idea is that it’s actually three or four tools in one, with stations for frontside, backside, and edge inspection as well as one for spot check and review all integrated into one cluster, with loaders for up to three lots at a time.

(And yes, apparently backside matters. Years ago when I worked in the fab, it was particles on the frontside that were a problem. These days, a particle on the back can actually have noticeable effects on the front. That’s just crazy…)

These stations can be run in parallel, either for a single lot, with each wafer making the rounds, or for three lots, with each lot occupying a station.

This setup is intended to identify defects of 5 µm or larger, whether particles or defocus issues or any of a host of problems that may indicate that adjustments are necessary to the equipment before yield drops.

The system includes user-programmable logic that helps minimize inspection: the results of the first inspection will determine which other inspections are needed; the user-programmed logic drives that decision. So if a wafer looks clean to start with, it gets little further attention; if there are problems seen, then the nature of those problems determines where the wafer will spend extra time.

Just to contrast this setup with the ones we discussed before, this is a rougher inspection – meaning it goes more quickly, at 155 wafers per hour, inline. The others are inline as well, but they look for defects on the scale of the design rules – much smaller, so they take longer, and therefore lots are sampled more sparsely than they are for CIRCL inspection.

You can find more information in their release

Leave a Reply

featured blogs
Jul 10, 2020
[From the last episode: We looked at the convolution that defines the CNNs that are so popular for machine vision applications.] This week we'€™re going to do some more math, although, in this case, it won'€™t be as obscure and bizarre as convolution '€“ and yet we will...
Jul 10, 2020
I need a problem that lends itself to being solved using a genetic algorithm; also, one whose evolving results can be displayed on my 12 x 12 ping pong ball array....
Jul 9, 2020
It happens all the time. We'€™re online with a designer and we'€™re looking at a connector in our picture search. He says '€œI need a connector that looks just like this one, but '€¦'€ and then he goes on to explain something he needs that'€™s unique to his desig...

Featured Video

Product Update: New DesignWare® IOs

Sponsored by Synopsys

Join Faisal Goriawalla for an update on Synopsys’ DesignWare GPIO and Specialty IO IP, including LVDS, I2C and I3C. The IO portfolio is silicon-proven across a range of foundries and process nodes, and is ready for your next SoC design.

Click here for more information about DesignWare Embedded Memories, Logic Libraries and Test Videos

Featured Chalk Talk

SLX FPGA: Accelerate the Journey from C/C++ to FPGA

Sponsored by Silexica

High-level synthesis (HLS) brings incredible power to FPGA design. But harnessing the full power of HLS with FPGAs can be difficult even for the most experienced engineering teams. In this episode of Chalk Talk, Amelia Dalton chats with Jordon Inkeles of Silexica about using the SLX FPGA tool to truly harness the power of HLS with FPGAs, getting better results faster - regardless of whether you are approaching from the hardware or software domain.

More information about SLX FPGA