editor's blog
Subscribe Now

Ready for More Inspection

Not long ago we covered a set of inspection tools announced by KLA-Tencor. They have recently announced yet another inspection tool, which they call CIRCL. The idea is that it’s actually three or four tools in one, with stations for frontside, backside, and edge inspection as well as one for spot check and review all integrated into one cluster, with loaders for up to three lots at a time.

(And yes, apparently backside matters. Years ago when I worked in the fab, it was particles on the frontside that were a problem. These days, a particle on the back can actually have noticeable effects on the front. That’s just crazy…)

These stations can be run in parallel, either for a single lot, with each wafer making the rounds, or for three lots, with each lot occupying a station.

This setup is intended to identify defects of 5 µm or larger, whether particles or defocus issues or any of a host of problems that may indicate that adjustments are necessary to the equipment before yield drops.

The system includes user-programmable logic that helps minimize inspection: the results of the first inspection will determine which other inspections are needed; the user-programmed logic drives that decision. So if a wafer looks clean to start with, it gets little further attention; if there are problems seen, then the nature of those problems determines where the wafer will spend extra time.

Just to contrast this setup with the ones we discussed before, this is a rougher inspection – meaning it goes more quickly, at 155 wafers per hour, inline. The others are inline as well, but they look for defects on the scale of the design rules – much smaller, so they take longer, and therefore lots are sampled more sparsely than they are for CIRCL inspection.

You can find more information in their release

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Industrial Drives and Pumps -- onsemi and Mouser Electronics
Sponsored by Mouser Electronics and onsemi
In this episode of Chalk Talk, Amelia Dalton and Bob Card and Hunter Freberg from onsemi discuss the benefits that variable frequency drive, semiconductor optimization, and power switch innovation can bring to industrial motor drive applications. They also examine how our choice of isolation solutions and power packages can make a big difference for these kinds of applications and how onsemi’s robust portfolio of intelligent power modules, current sensing solutions and gate drivers are a game changer when it comes to industrial motor drive applications.
Mar 25, 2024
8,174 views