editor's blog
Subscribe Now

Ready for More Inspection

Not long ago we covered a set of inspection tools announced by KLA-Tencor. They have recently announced yet another inspection tool, which they call CIRCL. The idea is that it’s actually three or four tools in one, with stations for frontside, backside, and edge inspection as well as one for spot check and review all integrated into one cluster, with loaders for up to three lots at a time.

(And yes, apparently backside matters. Years ago when I worked in the fab, it was particles on the frontside that were a problem. These days, a particle on the back can actually have noticeable effects on the front. That’s just crazy…)

These stations can be run in parallel, either for a single lot, with each wafer making the rounds, or for three lots, with each lot occupying a station.

This setup is intended to identify defects of 5 µm or larger, whether particles or defocus issues or any of a host of problems that may indicate that adjustments are necessary to the equipment before yield drops.

The system includes user-programmable logic that helps minimize inspection: the results of the first inspection will determine which other inspections are needed; the user-programmed logic drives that decision. So if a wafer looks clean to start with, it gets little further attention; if there are problems seen, then the nature of those problems determines where the wafer will spend extra time.

Just to contrast this setup with the ones we discussed before, this is a rougher inspection – meaning it goes more quickly, at 155 wafers per hour, inline. The others are inline as well, but they look for defects on the scale of the design rules – much smaller, so they take longer, and therefore lots are sampled more sparsely than they are for CIRCL inspection.

You can find more information in their release

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Introduction to the i.MX 93 Applications Processor Family
Robust security, insured product longevity, and low power consumption are critical design considerations of edge computing applications. In this episode of Chalk Talk, Amelia Dalton chats with Srikanth Jagannathan from NXP about the benefits of the i.MX 93 application processor family from NXP can bring to your next edge computing application. They investigate the details of the edgelock secure enclave, the energy flex architecture and arm Cortex-A55 core of this solution, and how they can help you launch your next edge computing design.
Oct 23, 2023
23,206 views