editor's blog
Subscribe Now

Ready for More Inspection

Not long ago we covered a set of inspection tools announced by KLA-Tencor. They have recently announced yet another inspection tool, which they call CIRCL. The idea is that it’s actually three or four tools in one, with stations for frontside, backside, and edge inspection as well as one for spot check and review all integrated into one cluster, with loaders for up to three lots at a time.

(And yes, apparently backside matters. Years ago when I worked in the fab, it was particles on the frontside that were a problem. These days, a particle on the back can actually have noticeable effects on the front. That’s just crazy…)

These stations can be run in parallel, either for a single lot, with each wafer making the rounds, or for three lots, with each lot occupying a station.

This setup is intended to identify defects of 5 µm or larger, whether particles or defocus issues or any of a host of problems that may indicate that adjustments are necessary to the equipment before yield drops.

The system includes user-programmable logic that helps minimize inspection: the results of the first inspection will determine which other inspections are needed; the user-programmed logic drives that decision. So if a wafer looks clean to start with, it gets little further attention; if there are problems seen, then the nature of those problems determines where the wafer will spend extra time.

Just to contrast this setup with the ones we discussed before, this is a rougher inspection – meaning it goes more quickly, at 155 wafers per hour, inline. The others are inline as well, but they look for defects on the scale of the design rules – much smaller, so they take longer, and therefore lots are sampled more sparsely than they are for CIRCL inspection.

You can find more information in their release

Leave a Reply

featured blogs
Feb 21, 2024
In the dynamic landscape of automotive design, optimizing aerodynamics is key to achieving peak performance, fuel efficiency, vehicle range, and sustainability. Large eddy simulation (LES), a cutting-edge simulation technique, is reshaping how we approach automotive aerodynam...
Feb 15, 2024
This artist can paint not just with both hands, but also with both feet, and all at the same time!...

featured video

Shape The Future Now with Synopsys ARC-V Processor IP

Sponsored by Synopsys

Synopsys ARC-V™ Processor IP delivers the optimal power-performance-efficiency and extensibility of ARC processors with broad software and tools support from Synopsys and the expanding RISC-V ecosystem. Built on the success of multiple generations of ARC processor IP covering a broad range of processor implementations, including functional safety (FS) versions, the ARC-V portfolio delivers what you need to optimize and differentiate your SoC.

Learn more about Synopsys ARC-V RISC-V Processor IP

featured paper

How to Deliver Rock-Solid Supply in a Complex and Ever-Changing World

Sponsored by Intel

A combination of careful planning, focused investment, accurate tracking, and commitment to product longevity delivers the resilient supply chain FPGA customers require.

Click here to read more

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Jul 10, 2023
26,040 views