editor's blog
Subscribe Now

World’s Smallest Server?

Given all of the effort that goes into building internet capabilities into embedded systems, I was intrigued by a claim to the “world’s smallest device server” from Lantronix, a single-chip solution. After all, why is everyone going through all this effort if there’s already a single chip that does it all?

Well, as might be expected, it’s not everything to everyone – it’s what they call a serial-to-Ethernet converter, although just saying it goes to Ethernet is not really giving it enough credit, since it has full TCP/IP capability built in.

The chip they use is also, as it turns out, not new. They’ve had it for a while, using it on their XPort product, which has a built-in RJ-45 connector.  But for some applications, the size of XPort and the requirement that it be placed on the edge of the board (for access to the connector) was a problem, so they’ve removed the “integrated” connector as well as adding some capabilities in the new xPico product.

The chip they use is one they did themselves, and, a few passives aside, it has a processor, RAM (256K of SRAM), and ROM (512K of Flash) embedded on that single chip. It’s a complete device server, with a full IP stack, SNMP, DHCP, yadda yadda. They also include encryption. As if inventing their own versions of all of this weren’t enough, they also did their own OS (CoBos, which they pronounce like “co-boss”), and their own web server. Even the processor itself is proprietary.

It is possible for users to add their own code, with up to 60K of space available in the Flash. Code is developed using – you guessed it, their own tools, the CoBos Programming Kit (CPK).

As to the target user, they see this as adding value for systems that need to connect to the internet based on a serial connection in their system. Rather than having to take on a huge project and learn a network stack that is really “just” another I/O, they can slap this on and be done with it.

You can find more details on xPico in their release.

Leave a Reply

featured blogs
May 7, 2021
In one of our Knowledge Booster Blogs a few months ago we introduced you to some tips and tricks for the optimal use of Virtuoso ADE Product Suite with our analog IC design videos . W e hope you... [[ Click on the title to access the full blog on the Cadence Community site. ...
May 7, 2021
Enough of the letter “P” already. Message recieved. In any case, modeling and simulating next-gen 224 Gbps signal channels poses many challenges. Design engineers must optimize the entire signal path, not just a specific component. The signal path includes transce...
May 6, 2021
Learn how correct-by-construction coding enables a more productive chip design process, as new code review tools address bugs early in the design process. The post Find Bugs Earlier Via On-the-Fly Code Checking for Productive Chip Design and Verification appeared first on Fr...
May 4, 2021
What a difference a year can make! Oh, we're not referring to that virus that… The post Realize Live + U2U: Side by Side appeared first on Design with Calibre....

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

From Chips to Ships, Solve Them All With HFSS

Sponsored by Ansys

There are virtually no limits to the design challenges that can be solved with Ansys HFSS and the new HFSS Mesh Fusion technology! Check out this blog to know what the latest innovation in HFSS 2021 can do for you.

Click here to read the blog post

featured chalk talk

Accelerating Physical Verification Productivity Part Two

Sponsored by Synopsys

Physical verification of IC designs at today’s advanced process nodes requires an immense amount of processing power. But, getting your design and verification tools to take full advantage of the compute resources available can be a challenge. In this episode of Chalk Talk, Amelia Dalton chats with Manoz Palaparthi of Synopsys about dramatically improving the performance of your physical verification process. 

Click here for more information about Physical Verification using IC Validator