editor's blog
Subscribe Now

PolyCore Updates Multicore Tools

We took a look at PolyCore’s tools away back when MCAPI had first been approved as a standard for low-level multicore communication in embedded systems.

They’ve just announced an upgrade, and they continue with their goal of abstracting away a lot of the fiddly bits that are necessary to get different processes talking to each other in a multicore setup. In particular, they have structured things in a way that’s intended to make it easier for you to write a program on one platform and then port it to another with much less work.

While the earlier version focused more on laying the underlying communication plumbing, their update builds on that by focusing on resource configurability.

  • Memory maps can be made portable. You create them graphically giving them abstract properties, and then the actual map is resolved at build time when you target a specific platform.
  • You can map resource pools.
  • You can map links between two different address spaces that may be virtual, or, more likely, may represent different physical memories.
  • You can define memory access regions, which are basically shared portions of memory that are more narrowly circumscribed for things like avoiding data copying.
  • You can improve performance by controlling the scheduling of the resources needed for sending and receiving messages in a manner that reduces overhead.
  • Messages can now be multi-cast – that is, sent to multiple named destinations, but not to everyone (which would be broadcast).

You can find more info in their release

Leave a Reply

featured blogs
Jun 14, 2019
The PCI-SIG Developers Conference is a free event for the 800+ member companies that develop and bring to market new products utilizing PCI Express® technology. Granted most people reading this blog won’t be at the conference, but you might be interested...
Jun 14, 2019
By Flint Yoder – Mentor, A Siemens Business Tight schedules? Worried about product reliability? Now you can find and eliminate latch-up sensitivity during schematic design, and avoid those post-layout nightmares. Latch-up'€¦the bane of circuit designers and circuit ve...
Jun 14, 2019
While Our next-generation cloud-ready JasperGold® Formal Verification Platform features machine learning technology and core formal technology enhancements across all JasperGold apps, and... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...