editor's blog
Subscribe Now

PolyCore Updates Multicore Tools

We took a look at PolyCore’s tools away back when MCAPI had first been approved as a standard for low-level multicore communication in embedded systems.

They’ve just announced an upgrade, and they continue with their goal of abstracting away a lot of the fiddly bits that are necessary to get different processes talking to each other in a multicore setup. In particular, they have structured things in a way that’s intended to make it easier for you to write a program on one platform and then port it to another with much less work.

While the earlier version focused more on laying the underlying communication plumbing, their update builds on that by focusing on resource configurability.

  • Memory maps can be made portable. You create them graphically giving them abstract properties, and then the actual map is resolved at build time when you target a specific platform.
  • You can map resource pools.
  • You can map links between two different address spaces that may be virtual, or, more likely, may represent different physical memories.
  • You can define memory access regions, which are basically shared portions of memory that are more narrowly circumscribed for things like avoiding data copying.
  • You can improve performance by controlling the scheduling of the resources needed for sending and receiving messages in a manner that reduces overhead.
  • Messages can now be multi-cast – that is, sent to multiple named destinations, but not to everyone (which would be broadcast).

You can find more info in their release

Leave a Reply

featured blogs
Jan 20, 2021
As Jonathan Anthony Burkett famously said: '€œI look at this life as a puzzle without all the pieces in the box.'€...
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...
Jan 20, 2021
OrbitIO System Planner is a multi-fabric interconnect planning and optimization solution. It provides a single-canvas environment where you can derive and evaluate connectivity between the dies and... [[ Click on the title to access the full blog on the Cadence Community sit...
Jan 19, 2021
I'€™ve been reading year-end and upcoming year lists about the future trends affecting technology and electronics. Topics run the gamut from expanding technologies like 5G, AI, electric vehicles, and various realities (XR, VR, MR), to external pressures like increased gover...

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

Featured Chalk Talk

Single Pair Ethernet

Sponsored by Mouser Electronics and Harting

Industry 4.0 brings serious demands on communication connections. Designers need to consider interoperability, processing, analytics, EMI reduction, field rates, communication protocols and much more. In this episode of Chalk Talk, Amelia Dalton chats with Piotr Polak and McKenzie Reed of Harting about using single-pair Ethernet for Industry 4.0.

Click here for more information about HARTING T1 Industrial Single Pair Ethernet (SPE) Products