editor's blog
Subscribe Now

Atmel Takes On the Actual Screen

We’ve talked about Atmel’s touch activities before, both with respect to their controllers and their stylus venture (which also features their controllers). To date, they haven’t been overtly participating in the business of creating actual touchscreens.

But, behind the scenes, they’ve spent the last couple years developing a new projected capacitance (P-CAP) technology called XSense that can be printed onto flexible rolls and used for user interfaces of a much sleeker variety than just your basic flat, brittle screen. In addition to the obvious attractiveness of flexibility, they boast two benefits: linearity and scalability.

Linearity (which also helps scalability) simply means that you can determine where a touch event occurred more accurately. They claim to be able to capture handwriting with a stylus.

Scalability means that they can go to larger screens. This has been an issue with P-CAP technology to some extent. Atmel says that a major limiting factor has been yield, especially cracks in the metal traces. In fact, you’d think that, with a flexible material, cracking might be even more of an issue.

They say they’ve addressed this in a number of ways:

–          They have a proprietary grid pattern (they didn’t say what); apparently this tends to be part of touchscreen secret sauce in general;

–          They have a proprietary manufacturing flow for laying the copper lines that they use (on which they didn’t elaborate, such caginess being part of the “proprietary” thing);

–          And they use redundancy: it’s not that they simply don’t get cracks, but they can tolerate some cracking without it affecting yield.

They currently have requests for sizes up to 32”. They could go bigger – the only limitation is the size of the roll-to-roll machines; they’re not limited by the technology.

One other benefit of the flexible nature of the material is that it can wrap over the edges of the screen, making it possible to create a unit without a bezel (which seems to be something people are always looking for).

You can get more info in their release

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Intel AI Update
Sponsored by Mouser Electronics and Intel
In this episode of Chalk Talk, Amelia Dalton and Peter Tea from Intel explore how Intel is making AI implementation easier than ever before. They examine the typical workflows involved in artificial intelligence designs, the benefits that Intel’s scalable Xeon processor brings to AI projects, and how you can take advantage of the Intel AI ecosystem to further innovation in your next design.
Oct 6, 2023
24,722 views