editor's blog
Subscribe Now

Another 3 from Springsoft

On the heels of their Verdi3 announcement, Springsoft continues its triplication, now with Laker3. They position Laker as the “best established interoperable custom design flow.” As with all carefully-crafted positioning statements, the key qualifier they use here is “interoperable.” This refers both to the fact that they use the OpenAccess database and to their ability to integrate with Mentor’s RealTime engine for on-the-fly Calibre checks.

Part of the upgrade deals with the usual performance and GUI enhancements. They’ve paid particular attention to file I/O, which is a significant bottleneck, and drawing speed; they improved the former by 2-10X and the latter by as much as 6X.

They’re also targeting the more aggressive geometries, with support for double-patterning in their new, unified DRC engine that supports automatic place-and-route (but not sign-off DRC).

But the newer and more different addition they’re touting is their analog prototyping tool. It will take circuits and automatically detect patterns to generate layout constraints. Those constraints can be manually edited and iterated until place and route gives the desired result. We actually saw something like this with Cadence’s Circuit Prospector before; Springsoft claims that theirs is a much more automatic process, with Cadence’s solution requiring SKIL programming.

You can find more in their latest release

Leave a Reply

featured blogs
Aug 1, 2021
https://youtu.be/I0AYf5V_irg Made in Long Ridge Open Space Preserve (camera Carey Guo) Monday: HOT CHIPS 2021 Preview Tuesday: Designed with Cadence Video Series Wednesday: July Update Thursday:... [[ Click on the title to access the full blog on the Cadence Community site. ...
Jul 30, 2021
You can't attack what you can't see, and cloaking technology for devices on Ethernet LANs is merely one of many protection layers implemented in Q-Net Security's Q-Box to protect networked devices and transaction between these devices from cyberattacks. Other security technol...
Jul 29, 2021
Learn why SoC emulation is the next frontier for power system optimization, helping chip designers shift power verification left in the SoC design flow. The post Why Wait Days for Results? The Next Frontier for Power Verification appeared first on From Silicon To Software....
Jul 28, 2021
Here's a sticky problem. What if the entire Earth was instantaneously replaced with an equal volume of closely packed, but uncompressed blueberries?...

featured video

Intelligent fall detection using TI mmWave radar sensors

Sponsored by Texas Instruments

Actively sense when a fall has occurred and take action such as sending out an alert in response. Our 60GHz antenna-on-package radar sensor (IWR6843AOP) is ideal for fall detection applications since it’s able to detect falls in large, indoor environments, can distinguish between a person sitting and falling, and utilizes a point cloud vs a person’s identifiable features, which allows the sensor to be used in areas where privacy is vital such as bathrooms and bedrooms.

Click here to explore the AOP evaluation module

featured paper

Carmakers charge ahead with electric vehicle powertrain integration

Sponsored by Texas Instruments

Advancements to electric vehicle (EV) powertrain architectures help customers cut system-design costs in half while maximizing power density, increasing efficiency, improving reliability, and making EVs more affordable for more people.

Click to read more

featured chalk talk

Time Sensitive Networking for Industrial Automation

Sponsored by Mouser Electronics and Intel

In control applications with strict deterministic requirements, such as those found in automotive and industrial domains, Time Sensitive Networking offers a way to send time-critical traffic over a standard Ethernet infrastructure. This enables the convergence of all traffic classes and multiple applications in one network. In this episode of Chalk Talk, Amelia Dalton chats with Josh Levine of Intel and Patrick Loschmidt of TTTech about standards, specifications, and capabilities of time-sensitive networking (TSN).

Click here for more information about Intel Cyclone® V FPGAs