editor's blog
Subscribe Now

Another 3 from Springsoft

On the heels of their Verdi3 announcement, Springsoft continues its triplication, now with Laker3. They position Laker as the “best established interoperable custom design flow.” As with all carefully-crafted positioning statements, the key qualifier they use here is “interoperable.” This refers both to the fact that they use the OpenAccess database and to their ability to integrate with Mentor’s RealTime engine for on-the-fly Calibre checks.

Part of the upgrade deals with the usual performance and GUI enhancements. They’ve paid particular attention to file I/O, which is a significant bottleneck, and drawing speed; they improved the former by 2-10X and the latter by as much as 6X.

They’re also targeting the more aggressive geometries, with support for double-patterning in their new, unified DRC engine that supports automatic place-and-route (but not sign-off DRC).

But the newer and more different addition they’re touting is their analog prototyping tool. It will take circuits and automatically detect patterns to generate layout constraints. Those constraints can be manually edited and iterated until place and route gives the desired result. We actually saw something like this with Cadence’s Circuit Prospector before; Springsoft claims that theirs is a much more automatic process, with Cadence’s solution requiring SKIL programming.

You can find more in their latest release

Leave a Reply

featured blogs
Dec 7, 2023
Building on the success of previous years, the 2024 edition of the DATE (Design, Automation and Test in Europe) conference will once again include the Young People Programme. The largest electronic design automation (EDA) conference in Europe, DATE will be held on 25-27 March...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Digi XBee 3 Global Cellular Solutions
Sponsored by Mouser Electronics and Digi
Adding cellular capabilities to your next design can be a complicated, time consuming process. In this episode of Chalk Talk, Amelia Dalton and Alec Jahnke from Digi chat about how Digi XBee Global Cellular Solutions can help you navigate the complexities of adding cellular connectivity to your next design. They investigate how the Digi XBee software can help you monitor and manage your connected devices and how the Digi Xbee 3 cellular ecosystem can help future proof your next design.
Nov 6, 2023
3,787 views