editor's blog
Subscribe Now

Simulating the Whole Process

Back when discussion CMOS-compatible MEMS, I briefly mentioned a couple tools from Coventor that are used in MEMS design. But one of them actually has use for any semiconductor process. You might think it’s another TCAD tool, but actually, it isn’t.

TCAD tools work with low-level physics to model small portions of an overall process. It’s like using SPICE to simulate a cell – very detailed, but can’t be used on an entire circuit. Likewise, you typically wouldn’t run a TCAD tool across an entire process from start to finish.

That’s what Coventor’s SEMulator3D does. It’s abstracted up one layer, and can be used to animate – literally – the entire process of building a transistor or other device. They do this using “voxels” – the 3D equivalent of a pixel. The sides of a voxel are sized so that there are 2-4 of them within the minimum feature size. The properties of each voxel include materials information, and there can be mixes and gradients so that there’s no pretense of a particular volume consisting of only one material.

Throughout the steps of the process, voxels are added (e.g., deposition), modified (e.g., implant), or deleted (e.g., etch). Some chemical interactions can be modeled (for example, if you ended up etching something you hadn’t intended); some can’t (for example, if copper is on bare silicon, resulting in electromigration). All of the effects are correlated with actual silicon.

The process description input to the tool is separate from the layout of a given circuit, so you can develop a “regression suite” of layouts. When you want to consider a process change, you can then apply it across the suite to see if it causes any problems in any of them. It can support layouts containing even thousands of transistors.

Their recent news is that they’ve now released a 64-bit version. This allows bigger areas to be simulated, or the use of smaller voxels – important as dimensions continue to shrink.

You can find more in their release

Leave a Reply

featured blogs
Jul 25, 2021
https://youtu.be/cwT7KL4iShY Made on "a tropical beach" Monday: Aerospace and Defense Systems Day...and DAU Tuesday: 75 Years of the Microprocessor Wednesday: CadenceLIVE Cloud Panel... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Jul 24, 2021
Many modern humans have 2% Neanderthal DNA in our genomes. The combination of these DNA snippets is like having the ghost of a Neanderthal in our midst....
Jul 23, 2021
Synopsys co-CEO Aart de Geus explains how AI has become an important chip design tool as semiconductor companies continue to innovate in the SysMoore Era. The post Entering the SysMoore Era: Synopsys Co-CEO Aart de Geus on the Need for AI-Designed Chips appeared first on Fro...
Jul 9, 2021
Do you have questions about using the Linux OS with FPGAs? Intel is holding another 'Ask an Expert' session and the topic is 'Using Linux with Intel® SoC FPGAs.' Come and ask our experts about the various Linux OS options available to use with the integrated Arm Cortex proc...

featured video

Electromagnetic Analysis for High-Speed Communication

Sponsored by Cadence Design Systems

When your team is driving the future of breakthrough technologies like autonomous driving, industrial automation, and healthcare, you need software that helps meet approaching deadlines and increasingly high-performance demands. Learn how a system analysis solution can provide accurate 3D modeling, electromagnetic simulation, and electrothermal simulation at the chip, package, PCB, and system level.

Click to learn more

featured paper

Intel® Agilex™ FPGAs target IPUs, SmartNICs, and 5G Networks White Paper

Sponsored by Intel

Security challenges in the form of cyberattacks and data breaches loom ever larger as attacks on high-speed networks multiply. Massive amounts of data are at risk but so are physical resources, including critical physical infrastructure. Cryptography and authentication represent potent countermeasures. The latest members of the Intel® Agilex™ FPGA and SoC FPGA families feature hardened crypto blocks paired with MACsec soft IP to help mitigate the risks and limit the effects of these cyberattacks.

Click to read more

featured chalk talk

In-Chip Sensing and PVT Monitoring

Sponsored by Synopsys

In-chip monitoring can significantly alter the lifecycle management landscape. By taking advantage of modern techniques, today’s more complex designs can be optimized even after they are deployed. In this episode of Chalk Talk, Amelia Dalton chats with Stephen Crosher of Synopsys about silicon lifecycle management and how to take full advantage of the optimization opportunities available for scalability, reliability, and much more.

Click here for more information about in-chip monitoring and sensing