editor's blog
Subscribe Now

Firewalls Everywhere

We recently heard Netronome’s view on next-generation firewalls, and in particular, how they are migrating from the more traditional boundary protection to be distributed throughout compute farms on each rack.

Well, it goes beyond that, at least in Icon Labs’ view; I talked with them at ESC (or Design West, or ESC, a subsidiary of Design West). They point out the fact that embedded systems are all becoming hackable, with a few interesting examples:

–          Apparently if you send the right text message to the right phone number, you can defeat a car’s anti-theft mechanism and drive off with it. (“Dude, where’s my car??” “Oops, sorry, wrong number…”)

–          If you hack a printer, you can steal the images stored in memory.

–          Pacemakers have been successfully hacked in the lab.

So they see small, embeddable firewalls as critical to closing off these unexpected intrusions.  They need to be incorporated at the lowest possible levels in communications stacks, and they need to be worked into safety-critical standards. From a size standpoint, we are talking small: they target Zilog 8-bit MCUs, with 10-12K of ROM and 40K of RAM.

Whoever would have thought that 8-bit MCUs would be running firewalls…

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Nexperia Energy Harvesting Solutions
Sponsored by Mouser Electronics and Nexperia
Energy harvesting is a great way to ensure a sustainable future of electronics by eliminating batteries and e-waste. In this episode of Chalk Talk, Amelia Dalton and Rodrigo Mesquita from Nexperia explore the process of designing in energy harvesting and why Nexperia’s inductor-less PMICs are an energy harvesting game changer for wearable technology, sensor-based applications, and more!
May 9, 2023
25,664 views