editor's blog
Subscribe Now

Firewalls Everywhere

We recently heard Netronome’s view on next-generation firewalls, and in particular, how they are migrating from the more traditional boundary protection to be distributed throughout compute farms on each rack.

Well, it goes beyond that, at least in Icon Labs’ view; I talked with them at ESC (or Design West, or ESC, a subsidiary of Design West). They point out the fact that embedded systems are all becoming hackable, with a few interesting examples:

–          Apparently if you send the right text message to the right phone number, you can defeat a car’s anti-theft mechanism and drive off with it. (“Dude, where’s my car??” “Oops, sorry, wrong number…”)

–          If you hack a printer, you can steal the images stored in memory.

–          Pacemakers have been successfully hacked in the lab.

So they see small, embeddable firewalls as critical to closing off these unexpected intrusions.  They need to be incorporated at the lowest possible levels in communications stacks, and they need to be worked into safety-critical standards. From a size standpoint, we are talking small: they target Zilog 8-bit MCUs, with 10-12K of ROM and 40K of RAM.

Whoever would have thought that 8-bit MCUs would be running firewalls…

Leave a Reply

featured blogs
Dec 2, 2024
The Wi-SUN Smart City Living Lab Challenge names the winners with Farmer's Voice, a voice command app for agriculture use, taking first place. Read the blog....
Nov 22, 2024
I just saw a video on YouTube'”it's a few very funny minutes from a show by an engineer who transitioned into being a comedian...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
42,035 views