editor's blog
Subscribe Now

3D IC Design Suite

There’s lots of talk about 3D (and 2-1/2-D) ICs, with through-silicon vias (TSVs) being a key enabling technology. The possibilities are exciting, but the reality also appears to be challenging. Costs are high, there are still reliability questions to answer, and the overall design flow has yet to be thoroughly established. Even just simple questions like place and route have been the subject of early projects (involving at least one company that’s no longer in business).

Synopsys has recently announced their 3D-IC Initiative, essentially a collection of their EDA tools focused on hacking a flow through this technology jungle. It includes digital and custom design support, test, parasitic extraction, memory compilation, simulation, and more. All of which are impacted by 3D IC design.

Even though you might wonder, “How hard can it be to stack one die on top of another?” the answer appears to be, “Pretty hard.” At least until the tools settle down to make it easier.

More details in their release

Leave a Reply

featured blogs
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...
Jul 2, 2020
Using the bitwise operators in general, and employing them to perform masking operations in particular, can be extremely efficacious....
Jul 2, 2020
In June, we continued to upgrade several key pieces of content across the website, including more interactive product explorers on several pages and a homepage refresh. We also made a significant update to our product pages which allows logged-in users to see customer-specifi...

Featured Video

Product Update: Advances in DesignWare Die-to-Die PHY IP

Sponsored by Synopsys

Hear the latest about Synopsys' DesignWare Die-to-Die PHY IP for SerDes-based 112G USR/XSR and parallel-based HBI interfaces. The IP, available in advanced FinFET processes, addresses the power, bandwidth, and latency requirements of high-performance computing SoCs targeting hyperscale data center, AI, and networking applications.

Click here for more information about DesignWare Die-to-Die PHY IP Solutions

Featured Paper

Cryptography: Fundamentals on the Modern Approach

Sponsored by Maxim Integrated

Learn about the fundamental concepts behind modern cryptography, including how symmetric and asymmetric keys work to achieve confidentiality, identification and authentication, integrity, and non-repudiation.

Click here to download the whitepaper

Featured Chalk Talk

Bulk Acoustic Wave (BAW) Technology

Sponsored by Mouser Electronics and Texas Instruments

In industrial applications, crystals are not ideal for generating clock signal timing. They take up valuable PCB real-estate, and aren’t stable in harsh thermal and vibration environments. In this episode of Chalk Talk, Amelia Dalton chats with Nick Smith from Texas Instruments about bulk acoustic wave (BAW) technology that offers an attractive alternative to crystals.

More information about Texas Instruments Bulk Acoustic Wave (BAW) Technology