editor's blog
Subscribe Now

Full Networking Offload

Eight months ago, Atheros (now part of Qualcomm) released a WiFi offload chip, their AR4100. It’s part of a push to enable internet-of-things applications with good-to-go 802.11b/g/n connectivity; it includes everything except the antenna. (And NVM, which is cheaper to implement with a second chip.)

They just announced some upgrades to that product, but they’ve also launched a new chip, the 4100P, which adds full networking offload. The 4100P has UDP and IPv4/v6 stacks, freeing up 60-100K of microcontroller NVM since the microcontroller no longer has to worry about this.

Meanwhile, they’ve cut down both the code store (formerly around 38K, now 24-25K) and the working memory requirements (was 11K, is now 8K) for the 4100 drivers.

While the difference between just 802.11 and UDP and IP is mostly handled in software, there apparently are some OTP settings on the chip that are different between the 4100 and the 4100P; the latter is somewhat more than simply the former with different software.

You can find more info in their release

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Medical Grade Power
Sponsored by Mouser Electronics and RECOM
In this episode of Chalk Talk, Amelia Dalton and Louis Bouche from RECOM explore the various design requirements for medical grade power supplies. They also examine the role that isolation and leakage current play in this arena and the solutions that RECOM offers in terms of medical grade power supplies.
Nov 9, 2023
2,963 views