editor's blog
Subscribe Now

Full Networking Offload

Eight months ago, Atheros (now part of Qualcomm) released a WiFi offload chip, their AR4100. It’s part of a push to enable internet-of-things applications with good-to-go 802.11b/g/n connectivity; it includes everything except the antenna. (And NVM, which is cheaper to implement with a second chip.)

They just announced some upgrades to that product, but they’ve also launched a new chip, the 4100P, which adds full networking offload. The 4100P has UDP and IPv4/v6 stacks, freeing up 60-100K of microcontroller NVM since the microcontroller no longer has to worry about this.

Meanwhile, they’ve cut down both the code store (formerly around 38K, now 24-25K) and the working memory requirements (was 11K, is now 8K) for the 4100 drivers.

While the difference between just 802.11 and UDP and IP is mostly handled in software, there apparently are some OTP settings on the chip that are different between the 4100 and the 4100P; the latter is somewhat more than simply the former with different software.

You can find more info in their release

Leave a Reply

featured blogs
Jul 1, 2022
We all look for 100% perfection and want to turn our dreams (expectations) into reality as far as we can. Are you also looking for a magic wand to turn expectation into reality? The story applies to... ...
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Demo: Achronix Speedster7t 2D NoC vs. Traditional FPGA Routing

Sponsored by Achronix

This demonstration compares an FPGA design utilizing Achronix Speedster7t 2D Network on Chip (NoC) for routing signals with the FPGA device, versus using traditional FPGA routing. The 2D NoC provides a 40% reduction in logic resources required with 40% less compile time needed versus using traditional FPGA routing. Speedster7t FPGAs are optimized for high-bandwidth workloads and eliminate the performance bottlenecks associated with traditional FPGAs.

Subscribe to Achronix's YouTube channel for the latest videos on how to accelerate your data using FPGAs and eFPGA IP

featured paper

Addressing high-voltage design challenges with reliable and affordable isolation tech

Sponsored by Texas Instruments

Check out TI’s new white paper for an overview of galvanic isolation techniques, as well as how to improve isolated designs in electric vehicles, grid infrastructure, factory automation and motor drives.

Click to read more

featured chalk talk

224 Gbps Data Rates: Separating Fact from Fiction

Sponsored by Samtec

Data rates are getting faster with each passing year. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns from Samtec to separate fact from fiction when it comes to 224 Gbps data rates. They take a closer look at the design challenges, the tradeoffs, and architectural decisions that we will need to consider when designing a 224 Gbps design. They also investigate the variety of interconnect solutions that Samtec offers for your next 224 Gbps design.

Click here for more information about Silicon-to-Silicon Application Solutions from Samtec