editor's blog
Subscribe Now

The 20-nm Drumbeat

A few weeks back we took a look at Cadence’s collaboration with Samsung in readying 28-nm technologies, with 20 nm on the way. Turns out, Samsung has been busy… Mentor has subsequently announced 20-nm DFM capabilities developed with and delivered to Samsung. The focus as announced was on identifying hot spots, pattern-matching layout checks, and yield monitoring.

Meanwhile, Cadence also announced their Encounter improvements for handling the kinds of mammoth designs that will be possible in 20-nm technology. Their emphasis is on optimizing power, performance, and area together – on a global basis, with reduced iterations, and a particular focus on clock optimization.

To a large extent, these represent evolutionary changes to the tools and methodologies (without meaning to minimize the amount of work that might involve). There are no game changers here. But eyes (well, eyes outside the long-term technology development lab) are starting to look beyond 20 nm rather intently now. Which we’ll be looking at shortly.

The Mentor/Samsung announcement is detailed here; the Cadence Encounter one here.

Leave a Reply

featured blogs
Dec 7, 2023
Building on the success of previous years, the 2024 edition of the DATE (Design, Automation and Test in Europe) conference will once again include the Young People Programme. The largest electronic design automation (EDA) conference in Europe, DATE will be held on 25-27 March...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Universal Verification Methodology Coverage for Bluespec RISC-V Cores

Sponsored by Synopsys

This whitepaper explains the basics of UVM functional coverage for RISC-V cores using the Google RISCV-DV open-source project, Synopsys verification solutions, and a RISC-V processor core from Bluespec.

Click to read more

featured chalk talk

Addressing the Challenges of Low-Latency, High-Performance Wi-Fi
In this episode of Chalk Talk, Amelia Dalton, Andrew Hart from Infineon, and Andy Ross from Laird Connectivity examine the benefits of Wi-Fi 6 and 6E, why IIoT designs are perfectly suited for Wi-Fi 6 and 6E, and how Wi-Fi 6 and 6E will bring Wi-Fi connectivity to a broad range of new applications.
Nov 17, 2023
2,529 views