editor's blog
Subscribe Now

The 20-nm Drumbeat

A few weeks back we took a look at Cadence’s collaboration with Samsung in readying 28-nm technologies, with 20 nm on the way. Turns out, Samsung has been busy… Mentor has subsequently announced 20-nm DFM capabilities developed with and delivered to Samsung. The focus as announced was on identifying hot spots, pattern-matching layout checks, and yield monitoring.

Meanwhile, Cadence also announced their Encounter improvements for handling the kinds of mammoth designs that will be possible in 20-nm technology. Their emphasis is on optimizing power, performance, and area together – on a global basis, with reduced iterations, and a particular focus on clock optimization.

To a large extent, these represent evolutionary changes to the tools and methodologies (without meaning to minimize the amount of work that might involve). There are no game changers here. But eyes (well, eyes outside the long-term technology development lab) are starting to look beyond 20 nm rather intently now. Which we’ll be looking at shortly.

The Mentor/Samsung announcement is detailed here; the Cadence Encounter one here.

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Autonomous Robotics Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
Connectivity solutions for autonomous robotic applications need to include a variety of orientations, stack heights, and contact systems. In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec explore trends in autonomous robotic connectivity solutions and the benefits that Samtec interconnect solutions bring to these applications.
Jan 22, 2024
12,088 views