editor's blog
Subscribe Now

Synthesizing TLM Models

Architectural exploration and design implementation all too often are two separate tasks implemented by two completely separate groups. Once a high-level TLM model has been tested and approved, it goes on the shelf while a designer starts from scratch to generate a synthesizable design.

While this may sound simply wasteful, things aren’t so simple. TLM models are abstract, using busses and transactions. An RTL design has to specific signals at the individual level – the TLM model doesn’t have that, so the TLM model tends not to be particularly useful as a starting see for implementation.

Calypto is trying to address that, as they described in a discussion at DVcon. They’re making available a set of interfaces that can be used at multiple levels of abstraction – and, specifically, which can be used to go from architecture to synthesis. They’re starting with AXI, but plan others.

The tie-in with Mentor here is obvious. First off, you may remember that they bought Mentor’s Catapult C. So they have a stake in the high-level synthesis game now. Second, Mentor has a technology that they call Multi-View that allows a single model to be used and viewed with different levels of abstraction for different purposes.

These technologies converge in this IP announcement. You can find more in their release

Leave a Reply

featured blogs
Apr 13, 2021
We explain the NHTSA's latest automotive cybersecurity best practices, including guidelines to protect automotive ECUs and connected vehicle technologies. The post NHTSA Shares Best Practices for Improving Autmotive Cybersecurity appeared first on From Silicon To Software....
Apr 13, 2021
If a picture is worth a thousand words, a video tells you the entire story. Cadence's subsystem SoC silicon for PCI Express (PCIe) 5.0 demo video shows you how we put together the latest... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Apr 12, 2021
The Semiconductor Ecosystem- It is the definition of '€œHigh Tech'€, but it isn'€™t just about… The post Calibre and the Semiconductor Ecosystem appeared first on Design with Calibre....
Apr 8, 2021
We all know the widespread havoc that Covid-19 wreaked in 2020. While the electronics industry in general, and connectors in particular, took an initial hit, the industry rebounded in the second half of 2020 and is rolling into 2021. Travel came to an almost stand-still in 20...

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

From Chips to Ships, Solve Them All With HFSS

Sponsored by Ansys

There are virtually no limits to the design challenges that can be solved with Ansys HFSS and the new HFSS Mesh Fusion technology! Check out this blog to know what the latest innovation in HFSS 2021 can do for you.

Click here to read the blog post

Featured Chalk Talk

Bulk Acoustic Wave (BAW) Technology

Sponsored by Mouser Electronics and Texas Instruments

In industrial applications, crystals are not ideal for generating clock signal timing. They take up valuable PCB real-estate, and aren’t stable in harsh thermal and vibration environments. In this episode of Chalk Talk, Amelia Dalton chats with Nick Smith from Texas Instruments about bulk acoustic wave (BAW) technology that offers an attractive alternative to crystals.

More information about Texas Instruments Bulk Acoustic Wave (BAW) Technology