editor's blog
Subscribe Now

Third-Generation Debugger

SpringSoft just announced the next major version of their popular Verdi debug tool. Calling it Verdi3, they say they’ve done some major upgrades in three areas: the way users work with the tool; the way the tool can interact with other tools; and the engines under the hood.

The first of those three is “simply” a productivity and ease-of-use issue. They redid the GUI, with a couple effects. The first is that what used to be individual windows that you had to click back and forth between are now tiles that fit in a single unifying window so that it feels more like a single tool. Second, you can customize and personalize what tiles go where according to what you’re doing on your project. And when you shut the tool down, it will come back just as you set it – no having to reconstruct the workspace each time.

The interaction with other tools comes via their VIA interchange capability, which we looked at before. While data access was already available, you can now integrate third-party tool windows directly into the cockpit. This is also what enabled the integration with Synopsys’s Protocol Analyzer, announced along with Synopsys’s Discovery VIP launch.

Under the hood, they’ve made three improvements. The first is an improved parser that handles the full Verilog 2009 syntax and leaves behind some of the limitations of the prior parser and improves the incremental save capability. The second is a new version of the FSDB format, FSDB 5.0 that provides a 30% smaller file than the previous version. Finally, they’ve multi-threaded the FSDB reader to improve the “Get Signals” time by 45%.

More information is available in their release.

Leave a Reply

featured blogs
Sep 21, 2021
Placing component leads accurately as per the datasheet is an important task while creating a package footprint symbol. As the pin pitch goes down, the size and location of the component lead play a... [[ Click on the title to access the full blog on the Cadence Community si...
Sep 21, 2021
Learn how our high-performance FPGA prototyping tools enable RTL debug for chip validation teams, eliminating simulation/emulation during hardware debugging. The post High Debug Productivity Is the FPGA Prototyping Game Changer: Part 1 appeared first on From Silicon To Softw...
Sep 18, 2021
Projects with a steampunk look-and-feel incorporate retro-futuristic technology and aesthetics inspired by 19th-century industrial steam-powered machinery....
Aug 5, 2021
Megh Computing's Video Analytics Solution (VAS) portfolio implements a flexible and scalable video analytics pipeline consisting of the following elements: Video Ingestion Video Transformation Object Detection and Inference Video Analytics Visualization   Because Megh's ...

featured video

Accurate Full-System Thermal 3D Analysis

Sponsored by Cadence Design Systems

Designing electronics for the data center challenges designers to minimize and dissipate heat. Electrothermal co-simulation requires system components to be accurately modeled and analyzed. Learn about a true 3D solution that offers full system scalability with 3D analysis accuracy for the entire chip, package, board, and enclosure.

Click here for more information about Celsius Thermal Solver

featured paper

3 key design decisions for any desktop 3D printer design

Sponsored by Texas Instruments

Learn about three important design considerations to take your 3D print design to the next level.

Click to read more

featured chalk talk

PolarFire SoC FPGA Family

Sponsored by Mouser Electronics and Microchip

FPGA SoCs can solve numerous problems for IoT designers. Now, with the growing momentum behind RISC-V, there are FPGA SoCs that feature RISC-V cores as well as low-power, high-security, and high-reliability. In this episode of Chalk Talk, Amelia Dalton chats with KK from Microchip Technology about the new PolarFire SoC family that is ideal for demanding IoT endpoint applications.

Click here for more information about Microchip Technology PolarFire® SoC FPGA Icicle Kit