editor's blog
Subscribe Now

Third-Generation Debugger

SpringSoft just announced the next major version of their popular Verdi debug tool. Calling it Verdi3, they say they’ve done some major upgrades in three areas: the way users work with the tool; the way the tool can interact with other tools; and the engines under the hood.

The first of those three is “simply” a productivity and ease-of-use issue. They redid the GUI, with a couple effects. The first is that what used to be individual windows that you had to click back and forth between are now tiles that fit in a single unifying window so that it feels more like a single tool. Second, you can customize and personalize what tiles go where according to what you’re doing on your project. And when you shut the tool down, it will come back just as you set it – no having to reconstruct the workspace each time.

The interaction with other tools comes via their VIA interchange capability, which we looked at before. While data access was already available, you can now integrate third-party tool windows directly into the cockpit. This is also what enabled the integration with Synopsys’s Protocol Analyzer, announced along with Synopsys’s Discovery VIP launch.

Under the hood, they’ve made three improvements. The first is an improved parser that handles the full Verilog 2009 syntax and leaves behind some of the limitations of the prior parser and improves the incremental save capability. The second is a new version of the FSDB format, FSDB 5.0 that provides a 30% smaller file than the previous version. Finally, they’ve multi-threaded the FSDB reader to improve the “Get Signals” time by 45%.

More information is available in their release.

Leave a Reply

featured blogs
Oct 14, 2019
Simon Segars opened Arm TechCon with a new look, having discovered that real men have beards. This is the 15th Arm TechCon. In this post I'm going to focus on the new things that Arm announced... [[ Click on the title to access the full blog on the Cadence Community sit...
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...