editor's blog
Subscribe Now

Third-Generation Debugger

SpringSoft just announced the next major version of their popular Verdi debug tool. Calling it Verdi3, they say they’ve done some major upgrades in three areas: the way users work with the tool; the way the tool can interact with other tools; and the engines under the hood.

The first of those three is “simply” a productivity and ease-of-use issue. They redid the GUI, with a couple effects. The first is that what used to be individual windows that you had to click back and forth between are now tiles that fit in a single unifying window so that it feels more like a single tool. Second, you can customize and personalize what tiles go where according to what you’re doing on your project. And when you shut the tool down, it will come back just as you set it – no having to reconstruct the workspace each time.

The interaction with other tools comes via their VIA interchange capability, which we looked at before. While data access was already available, you can now integrate third-party tool windows directly into the cockpit. This is also what enabled the integration with Synopsys’s Protocol Analyzer, announced along with Synopsys’s Discovery VIP launch.

Under the hood, they’ve made three improvements. The first is an improved parser that handles the full Verilog 2009 syntax and leaves behind some of the limitations of the prior parser and improves the incremental save capability. The second is a new version of the FSDB format, FSDB 5.0 that provides a 30% smaller file than the previous version. Finally, they’ve multi-threaded the FSDB reader to improve the “Get Signals” time by 45%.

More information is available in their release.

Leave a Reply

featured blogs
Jul 12, 2024
I'm having olfactory flashbacks to the strangely satisfying scents found in machine shops. I love the smell of hot oil in the morning....

featured video

Unleashing Limitless AI Possibilities with FPGAs

Sponsored by Intel

Industry experts discuss real-world AI solutions based on Programmable Logic, or FPGAs. The panel talks about a new approach called FPGAi, what it is and how it will revolutionize how innovators design AI applications.

Click here to learn more about Leading the New Era of FPGAi

featured paper

Navigating design challenges: block/chip design-stage verification

Sponsored by Siemens Digital Industries Software

Explore the future of IC design with the Calibre Shift left initiative. In this paper, author David Abercrombie reveals how Siemens is changing the game for block/chip design-stage verification by moving Calibre verification and reliability analysis solutions further left in the design flow, including directly inside your P&R tool cockpit. Discover how you can reduce traditional long-loop verification iterations, saving time, improving accuracy, and dramatically boosting productivity.

Click here to read more

featured chalk talk

Neutrik powerCON®: Twist and Latch Locking AC Power Connectors
Sponsored by Mouser Electronics and Neutrik
If your next design demands frequent connector mating and unmating and use in countries throughout the world, a twist and latch locking AC power connector would be a great addition to your system design. In this episode of Chalk Talk, Amelia Dalton and Fred Morgenstern from Neutrik explore the benefits of Neutrik's powerCON® AC power connectors, the electrical and environmental specifications included in this connector family, and why these connectors are a great fit for a variety of AV and industrial applications. 
Nov 27, 2023
28,637 views