editor's blog
Subscribe Now

Better VIP Performance

As SoC designs have ballooned in size and scope, so has the effort required to verify them. A big part of what makes such large designs possible is the use of IP, especially for complex protocols. So that IP needs to play into the verification of the SoC.

But, while IP has raised the level of abstraction for design, it has lagged behind in verification. As Synopsys sees it, even just the complexity of design that’s now possible has driven up the verification burden tremendously due to what is now a scenario count twenty times higher than in the past.

Two of the biggest challenges are straightforward: the amount of time it takes to run all that verification and the ability to debug any issues uncovered during the run.

Performance is hampered first off by the sheer number of lines of VIP code to be run, which Synopsys puts at over 3 million. But making things worse is the fact that the various IP blocks may have verification models that use different languages or base classes, and therefore have to be stitched into the design with wrappers or gaskets. And those can kill performance.

From a debug standpoint, even though we have higher design abstraction, most debug tools operate at a low level so that all of that abstraction is lost.

Synopsys is addressing this with a couple major releases. First is what they call their Discovery VIP platform. The idea is that, with a new underlying architecture and all-SystemVerilog approach, all of the pieces can be stitched together without the need for any intervening adaptation bits. They support the three main verification methodologies, VMM, UVM, and OVM; compile-time switches let you choose which base classes to compile in.

They claim that they get a 4x verification performance benefit from this.

From a debug standpoint, they’ve also announced Protocol Analyzer, a high-level simulation results viewer that takes a verbose simulation log and presents the results in a manner that reflect the context and semantics of a specific piece of IP. So rather than just seeing network traffic as bits, for example, you can see them as packets and even track independent flows. They’ve announced that their tool will work with SpringSoft’s Verdi debugger as well.

You can find more details in the Discovery VIP and the SpringSoft Verdi collaboration releases…

Leave a Reply

featured blogs
Apr 7, 2020
Have you seen the video that describes how the coronavirus has hit hardest where 5G was first deployed?...
Apr 7, 2020
In March 2020, the web team focused heavily on some larger features that we are working on for release in the spring. You’ll be reading about these in a few upcoming posts. Here are a few smaller updates we were able to roll out in March 2020. New Online Features for Ma...
Apr 6, 2020
My latest video blog is now available. This time I am looking at the use of dynamic memory in real-time embedded applications. You can see the video here or here: Future video blogs will continue to look at topics of interest to embedded software developers. Suggestions for t...
Apr 3, 2020
[From the last episode: We saw some of the mistakes that can cause programs to fail and to breach security and/or privacy.] We'€™ve seen how having more than one program or user resident as a '€œtenant'€ in a server in the cloud can create some challenges '€“ at leas...

Featured Video

LE Audio Over Bluetooth with DesignWare Bluetooth IP

Sponsored by Synopsys

The video shows the new LE Audio using Synopsys® DesignWare® Bluetooth 5.2 PHY IP and Link Layer IP with isochronous channels, and ARC® Data Fusion IP Subsystem with ARC EM9D Processor, running the LC3 codec supporting LE Audio.

Click here for more information about Bluetooth, Thread, Zigbee IP Solutions