editor's blog
Subscribe Now

Accounting for bondwire effects

It’s ISSCC week, and I got to see some interesting things, some of which go beyond interesting and possibly to significant. My focus was on MEMS, sensors, and emerging technologies. I’ll be following up on a number of bits and bobs here over the next several days.

In the MEMS/sensor realm, as was the case last year (where we did an entire series of sensor articles), the focus at ISSCC was on the conditioning circuits for sensors rather than the sensors themselves. The problems they solve are ever better resolution or accuracy with as little calibration as possible.

Just to start things off, the first of the papers dealt with a source of drift (or extremely low-frequency noise, since it’s reversible) in accelerometers. Most such compensations deal with non-idealities in the sensor or in the conditioning circuits themselves. But this picked on something that you might think would be a complete non-issue: the change in the capacitance contributed by the bond wires connecting the accelerometer sensor to its companion ASIC (given that they’re mostly not collocated on the same silicon) due to mechanical stress and humidity.

The reason you might not consider this to be significant is the simple fact that a packaged part usually has bond wires that are encapsulated in plastic, limiting their movement. In fact someone raised that as a question (since the experiments leading to the paper were done with exposed bond wires that could be manually deflected), and, in fairness, the paper doesn’t address how much deflection might actually be realistic. They do say, however, that a 1-µm deflection can contribute a 14-mG offset (“G” here being the gravity/acceleration G, the kind you “pull,” shown as “mg” in the paper, which looks to me too much like milligrams). A 13-µm deflection takes the offset all the way to the maximum tolerable error of 100 mG.

The other issue is absorption of moisture by the package, which changes the permittivity of the material, and hence the capacitance.

Most other sources of systematic error due to design and production can be calibrated out in the factory. These, however, cannot be. So the paper presents a means of doing this.

The main challenge is isolating only the capacitance of the bond wires and the resulting error. The approach they took was to modulate it up into a region of the spectrum that was within the low-noise portion but outside the operating signal band. They did this by applying a time-varying feedback force, measurements from which allowed them to provide a correction to the error.

A classic accelerator would have two electrostatic elements, one for forcing and one for sensing. But to save space, they (or, at least, this one) had only one. So they had to time-multiplex the correction with the normal operation of the sensor to provide continuous correction.

You can find details of the approach in Paper 11.1.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

USB Power Delivery: Power for Portable (and Other) Products
Sponsored by Mouser Electronics and Bel
USB Type C power delivery was created to standardize medium and higher levels of power delivery but it also can support negotiations for multiple output voltage levels and is backward compatible with previous versions of USB. In this episode of Chalk Talk, Amelia Dalton and Bruce Rose from Bel/CUI Inc. explore the benefits of USB Type C power delivery, the specific communications protocol of USB Type C power delivery, and examine why USB Type C power supplies and connectors are the way of the future for consumer electronics.
Oct 2, 2023
26,138 views