editor's blog
Subscribe Now

What Comes Around… Is Reflected?

With higher-frequency (GHz) signals becoming more prevalent on trusty old-school FR-4 boards, it’s become increasingly important to test the quality of the lines – specifically, their insertion loss (SDD21) – as a PCB manufacturing step. The problem is that you have to probe both ends of a trace in order to do this. Not so hard in the lab, but high-volume testers aren’t really built for that – they want to probe in one place.

Two years ago at DesignCon, Intel proposed a new method of determining the insertion loss by taking time-domain measurements at only two points, both at the same end of the line. They called it “Single-Ended TDR to Differential Insertion Loss,” or SET2DIL.

A quick terminology note here: there seems to be inconsistency in the industry about what those test points are called. Some refer to them as two “terminals,” which equate to one “port.” Rhode and Schwartz (and perhaps other) seem to equate “terminal” and “port,” so the kinds of systems we’re talking about here are all four-terminal systems, but may be two-port or four-port systems, depending on your definition of “port.” So the problem being solved here is the ability to test the four-terminal system by measuring only two terminals. And, critically, both of those terminals are at the same end of the two traces that make up the differential pair.

At this year’s DesignCon, SET2DIL appears to be showing up, at least in software form. Rhode and Schwarz was demonstrating, among other things, that their vector network analyzer (VNA) could make the time domain (reflectometry or transmissometry) measurements and then drive them into a computer that ran the SET2DIL algorithm to calculate the differential insertion loss. They say that they’re working to integrate the algorithm into the VNA itself.

Polar Instruments also appears to be supporting SET2DIL in software as of their 2012 Atlas release.

More information on Rhode and Schwarz’s solution can be found in their release.

Leave a Reply

featured blogs
May 26, 2019
https://youtu.be/mx1i55BxSTU Made at Embedded Vision Conference (camera xxx) Monday: Alberto and the Origins of the EDA Industry Tuesday: Samsung's 3nm GAA Process Wednesday: I/O Is Faster Than... [[ Click on the title to access the full blog on the Cadence Community si...
May 23, 2019
The Role Of EDA In AI Achieving Effective Verification and Validation of Vehicle E/E Systems – Part 4 Signal Integrity and high-speed design challenges: interview with Mentor’s Todd Westerhoff Designing For The Edge Benefits of a Digitalization Strategy for Electr...
May 23, 2019
Everybody loves webcasts, right? While some may view webcasts as these kids in Ferris Bueller’s class, others love the on-demand technical education available via this popular medium. In an attempt to appeal to the second group, Samtec is pleased to announce a new Chalk...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...