editor's blog
Subscribe Now

MEMS Tool Upgrade

Back when we looked at CMOS-compatible MEMS, we also included a discussion of the MEMS design tools from Coventor. Those tools have just been upgraded. A few of the improvements are natural, even prosaic – 64-bit coverage, a unified GUI, improved Python support. All in the interests of performance, accuracy, and ease of use.

One more subtle change they’ve made gets to the way they do their analysis. The guts of what they provide is a set of solvers to solve the electrostatic, mechanical, and fluidic equations describing the configuration under study. Rather than being a finite element method (FEM) solver, it’s actually a boundary element method (BEM) solver, which simplifies the calculations.

Typically, in preparation for full FEM calculation, the solid will be “meshed” into tetrahedrons. In the boundary case, they mesh the surface and extrude through the solid, but a “quad” or “tet” approach can end up with some very small elements and an overall poor-quality mesh. They’ve changed to a “hex-dominant” approach, where “hex” refers to the number of sides on the solid element. A four-sided element on the surface extruded down ends up as a solid with six sides (unlike a tetrahedron, which has four). They claim that this new approach yields not only a higher-quality mesh, but also fewer elements, meaning faster calculation.

More information on their new features can be found in their release

Leave a Reply

featured blogs
Dec 5, 2023
Generative AI has become a buzzword in 2023 with the explosive proliferation of ChatGPT and large language models (LLMs). This brought about a debate about which is trained on the largest number of parameters. It also expanded awareness of the broader training of models for s...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

What are the Differences Between an Integrated ADC and a Standalone ADC?
Sponsored by Mouser Electronics and Microchip
Many designs today require some form of analog to digital conversion but how you implement an ADC into your design can make a big difference when it comes to accuracy and precision. In this episode of Chalk Talk, Iman Chalabi from Microchip and Amelia Dalton investigate the benefits of both integrated ADC solutions and standalone ADCs. They discuss the roles that internal switching noise, process technology, and design complexity play when choosing the right ADC solution for your next design.
Apr 17, 2023
27,549 views