editor's blog
Subscribe Now

MEMS Tool Upgrade

Back when we looked at CMOS-compatible MEMS, we also included a discussion of the MEMS design tools from Coventor. Those tools have just been upgraded. A few of the improvements are natural, even prosaic – 64-bit coverage, a unified GUI, improved Python support. All in the interests of performance, accuracy, and ease of use.

One more subtle change they’ve made gets to the way they do their analysis. The guts of what they provide is a set of solvers to solve the electrostatic, mechanical, and fluidic equations describing the configuration under study. Rather than being a finite element method (FEM) solver, it’s actually a boundary element method (BEM) solver, which simplifies the calculations.

Typically, in preparation for full FEM calculation, the solid will be “meshed” into tetrahedrons. In the boundary case, they mesh the surface and extrude through the solid, but a “quad” or “tet” approach can end up with some very small elements and an overall poor-quality mesh. They’ve changed to a “hex-dominant” approach, where “hex” refers to the number of sides on the solid element. A four-sided element on the surface extruded down ends up as a solid with six sides (unlike a tetrahedron, which has four). They claim that this new approach yields not only a higher-quality mesh, but also fewer elements, meaning faster calculation.

More information on their new features can be found in their release

Leave a Reply

featured blogs
Jul 25, 2025
Manufacturers cover themselves by saying 'Contents may settle' in fine print on the package, to which I reply, 'Pull the other one'”it's got bells on it!'...

featured paper

Maximize Power Efficiency in Embedded Applications with Agilex™ 5 E-Series FPGAs and SoCs Memory Solutions

Sponsored by Altera

Learn how Altera Agilex™ 5 FPGAs and SoCs deliver up to 1.9× lower system power than Zynq UltraScale+ without sacrificing performance. This white paper dives into real benchmark data, memory interface efficiency, and architectural advantages that make Agilex 5 the smart choice for embedded, vision, and AI edge applications. Optimize for power, performance, and design simplicity.

Click to read more

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
261,886 views