editor's blog
Subscribe Now

From Conductor to Insulator

Graphene is one of those materials under vigorous study for use in future electronics. A single honeycomb layer of carbon atoms, it features high electron mobility but no bandgap, so, on its own, doesn’t work well as a semiconductor.

Add another layer, however, and, as we saw in our note on the next logic gate, interesting things may happen.

In particular, some UC Riverside researchers found that so-called bilayer graphene (BLG), which also has high mobility, can become an insulator once the number of electrons drops far enough. They did this by making a BLG sheet one plate of a capacitor, pulling away electrons. This isn’t a gradual process of conductivity changing linearly as electrons are depleted; at a certain point, there’s a fundamental shift in how the electrons organize themselves.

They go so far as to describe this shift as a form of “symmetry breaking,” which gives mass to particles – and they fancy this as the embodiment of a new quantum particle.

You can find more on what’s either a new particle or just another bit of useful knowledge about how to work with graphene in their unusually explanatory release.

Leave a Reply

featured blogs
Dec 6, 2023
Optimizing a silicon chip at the system level is crucial in achieving peak performance, efficiency, and system reliability. As Moore's Law faces diminishing returns, simply transitioning to the latest process node no longer guarantees substantial power, performance, or c...
Dec 6, 2023
Explore standards development and functional safety requirements with Jyotika Athavale, IEEE senior member and Senior Director of Silicon Lifecycle Management.The post Q&A With Jyotika Athavale, IEEE Champion, on Advancing Standards Development Worldwide appeared first ...
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Using the Vishay IHLE® to Mitigate Radiated EMI
Sponsored by Mouser Electronics and Vishay
EMI mitigation is an important design concern for a lot of different electronic systems designs. In this episode of Chalk Talk, Amelia Dalton and Tim Shafer from Vishay explore how Vishay’s IHLE power inductors can reduce radiated EMI. They also examine how the composition of these inductors can support the mitigation of EMI and how you can get started using Vishay’s IHLE® High Current Inductors in your next design.
Dec 4, 2023
402 views