editor's blog
Subscribe Now

Establishing 3D IC Standards – Or Not

For those of you watching 3D IC advancements, there’s a discussion you might want to come join next week at DesignCon in Santa Clara. Bill Bayer and Sumit DasGupta of Si2 have assembled a panel from Qualcomm, Sematech, Si2, and Xilinx, plus Jim Hogan, to discuss what, if anything, needs to be standardized in the 3D IC world in order to help it build a head of steam.

Standards cut both ways. Done well, they reduce chaos and help provide some direction for market participants. This makes folks less cautious about adopting and driving the technology. Too many standards, or the wrong ones, however, and you block the opportunity to do something better because you’ve locked in an old idea as a standard.

And it’s not always easy to find your way through the maze of things that could be standardized, especially once a standards body gets ahold of it. I remember years ago at JEDEC trying to set I/O standards. This was important so that different chips could talk to each other. But those I/O standards are on the datasheet – and the committee just couldn’t stop there and had to start standardizing practically the whole dang datasheet, even though interchange was no longer the issue (and no one had complained about the rest of the datasheet).

Anyway, here’s your opportunity to weigh in. I’ll be seeding the discussion with questions on the off chance that these guys need any prodding. And we’ll also be encouraging audience questions, so come make yourselves heard. We’re on at 3:45 on January 31st. Hope to see you.

More details in the announcement

Leave a Reply

featured blogs
Jan 21, 2022
Here are a few teasers for what you'll find in this week's round-up of CFD news and notes. How AI can be trained to identify more objects than are in its learning dataset. Will GPUs really... [[ Click on the title to access the full blog on the Cadence Community si...
Jan 20, 2022
High performance computing continues to expand & evolve; our team shares their 2022 HPC predictions including new HPC applications and processor architectures. The post The Future of High-Performance Computing (HPC): Key Predictions for 2022 appeared first on From Silico...
Jan 20, 2022
As Josh Wardle famously said about his creation: "It's not trying to do anything shady with your data or your eyeballs ... It's just a game that's fun.'...

featured video

Synopsys & Samtec: Successful 112G PAM-4 System Interoperability

Sponsored by Synopsys

This Supercomputing Conference demo shows a seamless interoperability between Synopsys' DesignWare 112G Ethernet PHY IP and Samtec's NovaRay IO and cable assembly. The demo shows excellent performance, BER at 1e-08 and total insertion loss of 37dB. Synopsys and Samtec are enabling the industry with a complete 112G PAM-4 system, which is essential for high-performance computing.

Click here for more information about DesignWare Ethernet IP Solutions

featured paper

How an SoM accelerates and simplifies processor-based designs

Sponsored by Texas Instruments

If you're comfortable working with integrated circuits that have four to 48 pins, building a custom printed circuit board (PCB) for a new product might make sense. But when your design is complex—think: processor with more than 300 pins, DDR memory, eMMC, complex physical layout, and all the electrical considerations that go with it—a simpler, lower-risk, off-the-shelf product is often a better solution. Discover the benefits of a system-on-module (SoM) for complex, high-pin-count PCB designs.

Click here to read more

featured chalk talk

Accelerating Physical Verification Productivity Part Two

Sponsored by Synopsys

Physical verification of IC designs at today’s advanced process nodes requires an immense amount of processing power. But, getting your design and verification tools to take full advantage of the compute resources available can be a challenge. In this episode of Chalk Talk, Amelia Dalton chats with Manoz Palaparthi of Synopsys about dramatically improving the performance of your physical verification process. 

Click here for more information about Physical Verification using IC Validator