editor's blog
Subscribe Now

Establishing 3D IC Standards – Or Not

For those of you watching 3D IC advancements, there’s a discussion you might want to come join next week at DesignCon in Santa Clara. Bill Bayer and Sumit DasGupta of Si2 have assembled a panel from Qualcomm, Sematech, Si2, and Xilinx, plus Jim Hogan, to discuss what, if anything, needs to be standardized in the 3D IC world in order to help it build a head of steam.

Standards cut both ways. Done well, they reduce chaos and help provide some direction for market participants. This makes folks less cautious about adopting and driving the technology. Too many standards, or the wrong ones, however, and you block the opportunity to do something better because you’ve locked in an old idea as a standard.

And it’s not always easy to find your way through the maze of things that could be standardized, especially once a standards body gets ahold of it. I remember years ago at JEDEC trying to set I/O standards. This was important so that different chips could talk to each other. But those I/O standards are on the datasheet – and the committee just couldn’t stop there and had to start standardizing practically the whole dang datasheet, even though interchange was no longer the issue (and no one had complained about the rest of the datasheet).

Anyway, here’s your opportunity to weigh in. I’ll be seeding the discussion with questions on the off chance that these guys need any prodding. And we’ll also be encouraging audience questions, so come make yourselves heard. We’re on at 3:45 on January 31st. Hope to see you.

More details in the announcement

Leave a Reply

featured blogs
Dec 1, 2022
Raspberry Pi are known for providing lost-cost computing around the world. Their computers have been used by schools, small businesses, and even government call centers. One of their missions is to educate children about computers and to help them realize their potential thro...
Nov 30, 2022
By Chris Clark, Senior Manager, Synopsys Automotive Group The post How Software-Defined Vehicles Expand the Automotive Revenue Stream appeared first on From Silicon To Software....
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

How to Harness the Massive Amounts of Design Data Generated with Every Project

Sponsored by Cadence Design Systems

Long gone are the days where engineers imported text-based reports into spreadsheets and sorted the columns to extract useful information. Introducing the Cadence Joint Enterprise Data and AI (JedAI) platform created from the ground up for EDA data such as waveforms, workflows, RTL netlists, and more. Using Cadence JedAI, engineering teams can visualize the data and trends and implement practical design strategies across the entire SoC design for improved productivity and quality of results.

Learn More

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

56 Gbps PAM4 Performance in FPGA Applications

Sponsored by Mouser Electronics and Samtec

If you are working on an FPGA design, the choice of a connector solution can be a crucial element in your system design. Your FPGA connector solution needs to support the highest of speeds, small form factors, and emerging architectures. In this episode of Chalk Talk, Amelia Dalton joins Matthew Burns to chat about you can get 56 Gbps PAM4 performance in your next FPGA application. We take a closer look at Samtec’s AcceleRate® HD High-Density Arrays, the details of Samtec’s Flyover Technology, and why Samtec’s complete portfolio of high-performance interconnects are a perfect fit for 56 Gbps PAM4 FPGA Applications.

Click here for more information about Samtec AcceleRate® Slim Body Direct Attach Cable Assembly