editor's blog
Subscribe Now

Establishing 3D IC Standards – Or Not

For those of you watching 3D IC advancements, there’s a discussion you might want to come join next week at DesignCon in Santa Clara. Bill Bayer and Sumit DasGupta of Si2 have assembled a panel from Qualcomm, Sematech, Si2, and Xilinx, plus Jim Hogan, to discuss what, if anything, needs to be standardized in the 3D IC world in order to help it build a head of steam.

Standards cut both ways. Done well, they reduce chaos and help provide some direction for market participants. This makes folks less cautious about adopting and driving the technology. Too many standards, or the wrong ones, however, and you block the opportunity to do something better because you’ve locked in an old idea as a standard.

And it’s not always easy to find your way through the maze of things that could be standardized, especially once a standards body gets ahold of it. I remember years ago at JEDEC trying to set I/O standards. This was important so that different chips could talk to each other. But those I/O standards are on the datasheet – and the committee just couldn’t stop there and had to start standardizing practically the whole dang datasheet, even though interchange was no longer the issue (and no one had complained about the rest of the datasheet).

Anyway, here’s your opportunity to weigh in. I’ll be seeding the discussion with questions on the off chance that these guys need any prodding. And we’ll also be encouraging audience questions, so come make yourselves heard. We’re on at 3:45 on January 31st. Hope to see you.

More details in the announcement

Leave a Reply

featured blogs
Sep 16, 2024
Every year, the pruning of some giant bushes renders me unable to raise my arms over my head. If only I had a FesTool ExoActive Exoskeleton!...

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

FlyOver® Technology: Twinax FlyOver® System for Next Gen Speeds -- Samtec and Mouser
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate the challenges of routing high speed data over lossy PCBs. They also discuss the benefits that Samtec’s Flyover® cable assembly systems bring to data center and embedded designs and how Samtec is furthering innovation with their high speed interconnect solutions. 
Apr 15, 2024
27,802 views