editor's blog
Subscribe Now

Speeding up FLASH

Most of what you hear about FLASH developments relates to capacity. But bandwidth is becoming more critical as we stream more data around – particularly for applications where FLASH is replacing a hard drive. Yes, FLASH is already faster than a disk, but moving to solid-state storage – especially in growing data-intensive areas like cloud computing – will ramp up expectations on how much we can shove down that poor memory’s throat. Digital fois gras anyone?

At least this is how Cadence sees things happening (well, except for the fois gras part). They’ve just announced support for the higher-speed ONFi 3 interface standard, which revs up access to 400 MT/s –  twice what it used to be. In theory, anyway.

However, they also claim that most implementations of ONFi 3 only achieve 85-90% or so of that theoretical performance. Cadence claims that with their IP portfolio (PHY, controller, ECC), they can achieve 95% of that 400 MT/s.

They’re also touting their ECC – it’s becoming much more important at high densities for both probabilistic and sensing sensitivity reasons. This is especially true with cells that can carry more than one bit’s worth of information: you’re measuring fine gradations of trapped charge, increasing the risk of statistical errors.

Which brings me to my kvetch of the day… terminology. SLC = single-level cell. Your standard, garden-variety memory cell – on or off. One level; one bit; two values. Then there was multi-level cell, or MLC. As far as I was concerned, this was a generic term for anything more than one. “Multi” being rather, well, generic. But no – apparently in this language “multi” means two. Well, actually, that’s not even right. The number of levels in an MLC cell, by this definition, is 4 – there are 4 levels, equivalent to 2 bits’ worth of information.

And then there’s the confusing TLC – three- (or triple-) level cell. Which is doubly confusing since “three” should qualify as part of “multi” since it’s more than one. But it’s worse than that, since a TLC doesn’t have 3 levels – it has 8 levels, 3 bits’ worth of information. Call it a TBC perhaps. Or an ELC. Or an 8LC. TLC is just wrong. And defining “multi” as 2 (or 4) is just goofy.

OK, rant over. More info on Cadence’s announcement is available on their release

Leave a Reply

featured blogs
Jul 25, 2025
Manufacturers cover themselves by saying 'Contents may settle' in fine print on the package, to which I reply, 'Pull the other one'”it's got bells on it!'...

featured paper

Agilex™ 3 vs. Certus-N2 Devices: Head-to-Head Benchmarking on 10 OpenCores Designs

Sponsored by Altera

Explore how Agilex™ 3 FPGAs deliver up to 2.4× higher performance and 30% lower power than comparable low-cost FPGAs in embedded applications. This white paper benchmarks real workloads, highlights key architectural advantages, and shows how Agilex 3 enables efficient AI, vision, and control systems with headroom to scale.

Click to read more

featured chalk talk

Simplifying Position Control with Advanced Stepper Motor Driver
In this episode of Chalk Talk, Jiri Keprda from STMicroelectronics and Amelia Dalton explore the benefits of the powerSTEP01 is a system-in-package from STMicroelectronics. They also examine how this solution can streamline overall position control architecture, the high level commands included in this solution and the variety of advanced diagnostics included in the powerSTEP01 system-in-package.
Jan 21, 2025
30,956 views