editor's blog
Subscribe Now

A Bit of Memory With Your Logic?

The recent ICCAD show had a session dedicated to MRAM and memristors. Spintec had a presentation on MRAM that went beyond the normal discussion of memory, and proposed a hybrid logic/memory (or logic-in-memory) usage of MRAM cells – or, more precisely, of magnetic tunnel junctions (MTJs).

At the very simplest end of this is a so-called non-volatile flip-flop (NVFF). It normally acts as a standard flip-flop or SRAM cell (with equivalent performance), but on the pull-up end of things are a couple of MTJs oppositely biased. Those can act as a permanently stored state: when an “auto-zero” function is performed using an additional transistor, the FF stops acting like a FF and acts like a sense amp instead. The unbalancing of what is essentially a diff pair biases the circuit in one direction so that, in a few hundred picoseconds, you can restore the stored state. Add a couple transistors needed to provide the heating current for thermally-assisted switching of the MTJs, and you have a way to dynamically change the non-volatile state.

This can help, for example, when powering down a block to save power. Before doing so, if you save the value in the MTJ pair, then the block can save its state and come back up with no loss of memory. Another example of this concept is a non-volatile L2 cache that can be powered-down and restored with no loss.

The Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier (LIRMM) has gone so far as to put together an FPGA where the flip-flops and SRAM cells have been replaced by MTJs. Now, after capturing the FPGA content via a serial stream and storing it in the MTJs, you can have sub-1-ns configuration after power-up from then on – no serial loading.

The logic-in-memory concept embeds MTJs into standard logic circuits. They showed an adder example where two added transistors act as a latch above a current-mode adder. There’s an MTJ in each leg of the adder above the current source. The current source itself is dynamic, being clocked to reduce power.

This all works because the MTJ can be built above the logic rather than next to the logic, as is typical for CMOS or other memory. This allows more seamless mixing of MTJs and logic, and it reduces the distance between logic and computation, improving performance and increasing the opportunities for interconnectivity. The MTJ can be programmed quickly (on the order of 10 ns vs a 2-ns write time for a volatile SRAM bit).

In the adder example, area and performance improved nominally using the hybrid approach, but dynamic power went from over 70 µW to just over 16 µW; standby power went from 0.9 nW to 0 nW (since the current source can be shut off). The only metric that went in the wrong direction was the amount of energy needed to write the cell: it went from 4 pJ in the pure CMOS implementation to almost 7 pJ for the hybrid version – and just over 20 pJ for writing the MTJ.

Leave a Reply

featured blogs
Jan 27, 2021
Why is my poor old noggin filled with thoughts of roaming with my friends through a post-apocalyptic dystopian metropolis ? Well, I'€™m glad you asked......
Jan 27, 2021
Here at the Cadence Academic Network, it is always important to highlight the great work being done by professors, and academia as a whole. Now that AWR software solutions is a part of Cadence, we... [[ Click on the title to access the full blog on the Cadence Community site...
Jan 27, 2021
Super-size. Add-on. Extra. More. We see terms like these a lot, whether at the drive through or shopping online. There'€™s always something else you can add to your order or put in your cart '€“ and usually at an additional cost. Fairly certain at this point most of us kn...
Jan 27, 2021
Cloud computing security starts at hyperscale data centers; learn how embedded IDE modules protect data across interfaces including PCIe 5.0 and CXL 2.0. The post Keeping Hyperscale Data Centers Safe from Security Threats appeared first on From Silicon To Software....

featured paper

Speeding Up Large-Scale EM Simulation of ICs Without Compromising Accuracy

Sponsored by Cadence Design Systems

With growing on-chip RF content, electromagnetic (EM) simulation of passives is critical — from selecting the right RF design candidates to detecting parasitic coupling. Being on-chip, accurate EM analysis requires a tie in to the process technology with process design kits (PDKs) and foundry-certified EM simulation technology. Anything short of that could compromise the RFIC’s functionality. Learn how to get the highest-in-class accuracy and 10X faster analysis.

Click here to download the whitepaper

featured chalk talk

Building Your IoT Toolbox

Sponsored by Mouser Electronics and Digi

December 17, 2020 - IoT design is a complex task, involving numerous disciplines and domains - including embedded design, software, networking, security, manufacturability, and the list goes on and on. Mastering all those moving parts is a daunting challenge for design teams. In this episode of Chalk Talk, Amelia Dalton chats with Andy Reiter of Digi International about development, deployment, manufacturing, and management tools for IoT development that could help get your next design out the door.

Click here for more information about DIGI XBee® Tools