editor's blog
Subscribe Now

Another Transistor Goes Vertical

While the recent MEMS Executive Congress focused on electro-mechanical applications, occasionally MEMS processing techniques were highlighted for strictly electrical purposes, with no mechanical component.

In one example, ICEMOS talked about their collaboration with MEMS manufacturer Omron for a new way of making superjunction power transistors.

Superjunction transistors overcome the Ron/breakdown tradeoff issue using alternating p and n stripes. In theory, these can be arranged a number of different ways, but, according to ICEMOS, the typical way it’s done now is horizontally, by growing a series of epitaxial layers of opposite doping. This, they say, is an expensive way of doing things.

Instead, they’ve gone vertical. The way they do this is by etching trenches using DRIE in Omron’s fab. They then use a sidewall implant – which is almost vertical, but tilted ever so gently – to dope the sides of these trenches.

Even though this uses a process that, to a standard CMOS fab, would be non-standard, they say it’s still cheaper than the multi-epi way of doing things. They also say that they can make smaller devices this way.

You can find out more about what they do from this PDF presentation

Leave a Reply

featured blogs
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 29, 2022
Smart manufacturing '“ the use of nascent technology within the industrial Internet of things (IIoT) to address traditional manufacturing challenges '“ is leading a supply chain revolution, resulting in smart, connected, and intelligent environments, capable of self-operati...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Maximizing Power Savings During Chip Implementation with Dynamic Refresh of Vectors

Sponsored by Synopsys

Drive power optimization with actual workloads and continually refresh vectors at each step of chip implementation for maximum power savings.

Learn more about Energy-Efficient SoC Solutions

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

The Composite Power Inductance Story

Sponsored by Mouser Electronics and Vishay

Power inductor technology has made a huge difference in the evolution of our electronic system designs. In this episode of Chalk Talk, Amelia Dalton chats with Tim Shafer from Vishay about the history of power inductor technology, how Vishay developed the most compact and efficient power inductor on the market today and why Vishay’s extensive portfolio of composite power inductors might be the best solution for your next embedded system design.

Click here for more information about Vishay Inductors