editor's blog
Subscribe Now

Another Transistor Goes Vertical

While the recent MEMS Executive Congress focused on electro-mechanical applications, occasionally MEMS processing techniques were highlighted for strictly electrical purposes, with no mechanical component.

In one example, ICEMOS talked about their collaboration with MEMS manufacturer Omron for a new way of making superjunction power transistors.

Superjunction transistors overcome the Ron/breakdown tradeoff issue using alternating p and n stripes. In theory, these can be arranged a number of different ways, but, according to ICEMOS, the typical way it’s done now is horizontally, by growing a series of epitaxial layers of opposite doping. This, they say, is an expensive way of doing things.

Instead, they’ve gone vertical. The way they do this is by etching trenches using DRIE in Omron’s fab. They then use a sidewall implant – which is almost vertical, but tilted ever so gently – to dope the sides of these trenches.

Even though this uses a process that, to a standard CMOS fab, would be non-standard, they say it’s still cheaper than the multi-epi way of doing things. They also say that they can make smaller devices this way.

You can find out more about what they do from this PDF presentation

Leave a Reply

featured blogs
Jun 18, 2021
It's a short week here at Cadence CFD as we celebrate the Juneteenth holiday today. But CFD doesn't take time off as evidenced by the latest round-up of CFD news. There are several really... [[ Click on the title to access the full blog on the Cadence Community sit...
Jun 17, 2021
Learn how cloud-based SoC design and functional verification systems such as ZeBu Cloud accelerate networking SoC readiness across both hardware & software. The post The Quest for the Most Advanced Networking SoC: Achieving Breakthrough Verification Efficiency with Clou...
Jun 17, 2021
In today’s blog episode, we would like to introduce our newest White Paper: “System and Component qualifications of VPX solutions, Create a novel, low-cost, easy to build, high reliability test platform for VPX modules“. Over the past year, Samtec has worked...
Jun 14, 2021
By John Ferguson, Omar ElSewefy, Nermeen Hossam, Basma Serry We're all fascinated by light. Light… The post Shining a light on silicon photonics verification appeared first on Design with Calibre....

featured video

Kyocera Super Resolution Printer with ARC EV Vision IP

Sponsored by Synopsys

See the amazing image processing features that Kyocera’s TASKalfa 3554ci brings to their customers.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

An FAQ about the Matter connectivity standard from TI

Sponsored by Texas Instruments

Formerly Project CHIP, Matter is a new connectivity standard that runs on Thread and Wi-Fi network layers to provide a unified application layer for connected devices. Read this article to discover how you can get started with Matter and TI.

Click to read more

featured chalk talk

Build, Deploy and Manage Your FPGA-based IoT Edge Applications

Sponsored by Mouser Electronics and Intel

Designing cloud-connected applications with FPGAs can be a daunting engineering challenge. But, new platforms promise to simplify the process and make cloud-connected IoT design easier than ever. In this episode of Chalk Talk, Amelia Dalton chats with Tak Ikushima of Intel about how a collaboration between Microsoft and Intel is pushing innovation forward with a new FPGA Cloud Connectivity Kit.

Click here for more information about Terasic Technologies FPGA Cloud Connectivity Kit