editor's blog
Subscribe Now

A Different TSV

Through-silicon vias (TSVs) are a key technology for stacking chips in so-called 3D (or 2.5D) configurations. And there’s lots of talk about how to use deep reactive ion etching (DRIE) methods to get a nice deep high-aspect-ratio hole and then fill it with metal to make this connection.

But in a conversation with Silex at the MEMS Executive Congress, they pointed out a different approach they take to TSVs. And, it turns out, this approach has been in production for five years, so it’s not exactly new – yet I haven’t seen it discussed in the mainstream (and maybe that’s just me).

What’s different here is that it’s not a metal via: it’s a silicon via. Which gives rise to the clever name SIL-VIA.

It’s predicated on highly-doped bulk silicon. As a pure-play MEMS company, wafers may have characteristics different from that of CMOS wafers. Instead of etching out the entire hole for a pillar of metal, they etch a border around the hole (typically cylindrical, but it can actually be any shape). They then grow oxide in that gap, which now isolates the silicon remaining inside from that outside.

The inside and outside silicon are still connected, since the etch doesn’t go all the way through the wafer. The central core is “released” by grinding away the back. Now the inside portion is isolated, and can form a ½-1-Ω via. This contrasts with the 10-20 mΩ that are more typical of metal vias.

The primary benefit they tout is that the via is thermally matched to the surrounding bulk material, which they say is a problem with metal vias. They also note, of course, that this has been in production for several years; they claim experience on over 50,000 wafers implementing over 100 different products.

There’s a bit more information mid-page on their technology page

Leave a Reply

featured blogs
Dec 5, 2019
In November, we wrapped up our technical debt cleanup, upgraded several of our back-end APIs, and rolled out several small user-experience updates throughout Samtec.com. These updates will pave the way for some exciting new applications and e-e-commerce features in 2020. Here...
Dec 5, 2019
Hello everyone! I am Aravind R, Principal Support AE at Cadence, and I have been supporting various users at our customer sites to generate and validate various formats of standard cell and IO... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Dec 4, 2019
At their recent Open Innovation Platform (OIP) Ecosystem Forum held in Santa Clara, CA, TSMC named Mentor as their OIP Partner of the Year in four categories during the awards luncheon: Joint Development of 6nm Design Infrastructure Joint Delivery of SoIC Design Solution Join...
Dec 4, 2019
Any reasonable thinking being knows that the Earth cannot possibly be flat -- if it were, cats would have pushed everything off it by now!...
Nov 29, 2019
[From the last episode: We saw what it means for an electronic system to sleep.] You'€™re on a phone call having a conversation, and you hear the sound that indicates that someone else is trying to call you. So excuse yourself to the person you'€™re talking to and quick t...