editor's blog
Subscribe Now

A Different TSV

Through-silicon vias (TSVs) are a key technology for stacking chips in so-called 3D (or 2.5D) configurations. And there’s lots of talk about how to use deep reactive ion etching (DRIE) methods to get a nice deep high-aspect-ratio hole and then fill it with metal to make this connection.

But in a conversation with Silex at the MEMS Executive Congress, they pointed out a different approach they take to TSVs. And, it turns out, this approach has been in production for five years, so it’s not exactly new – yet I haven’t seen it discussed in the mainstream (and maybe that’s just me).

What’s different here is that it’s not a metal via: it’s a silicon via. Which gives rise to the clever name SIL-VIA.

It’s predicated on highly-doped bulk silicon. As a pure-play MEMS company, wafers may have characteristics different from that of CMOS wafers. Instead of etching out the entire hole for a pillar of metal, they etch a border around the hole (typically cylindrical, but it can actually be any shape). They then grow oxide in that gap, which now isolates the silicon remaining inside from that outside.

The inside and outside silicon are still connected, since the etch doesn’t go all the way through the wafer. The central core is “released” by grinding away the back. Now the inside portion is isolated, and can form a ½-1-Ω via. This contrasts with the 10-20 mΩ that are more typical of metal vias.

The primary benefit they tout is that the via is thermally matched to the surrounding bulk material, which they say is a problem with metal vias. They also note, of course, that this has been in production for several years; they claim experience on over 50,000 wafers implementing over 100 different products.

There’s a bit more information mid-page on their technology page

Leave a Reply

featured blogs
Jul 1, 2022
We all look for 100% perfection and want to turn our dreams (expectations) into reality as far as we can. Are you also looking for a magic wand to turn expectation into reality? The story applies to... ...
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Synopsys PCIe 6.0 IP TX and RX Successful Interoperability with Keysight

Sponsored by Synopsys

This DesignCon 2022 video features Synopsys PHY IP for PCIe 6.0 showing wide open PAM-4 eyes, good jitter breakdown decomposition on the Keysight oscilloscope, excellent receiver performance, and simulation-to-silicon correlation.

Click here for more information

featured paper

Addressing high-voltage design challenges with reliable and affordable isolation tech

Sponsored by Texas Instruments

Check out TI’s new white paper for an overview of galvanic isolation techniques, as well as how to improve isolated designs in electric vehicles, grid infrastructure, factory automation and motor drives.

Click to read more

featured chalk talk

Faster, More Predictable Path to Multi-Chiplet Design Closure

Sponsored by Cadence Design Systems

The challenges for 3D IC design are greater than standard chip design - but they are not insurmountable. In this episode of Chalk Talk, Amelia Dalton chats with Vinay Patwardhan from Cadence Design Systems about the variety of challenges faced by 3D IC designers today and how Cadence’s integrated, high-capacity Integrity 3D IC Platform, with its 3D design planning and implementation cockpit, flow manager and co-design capabilities will not only help you with your next 3D IC design.

Click here for more information about Integrity 3D-IC Platform from Cadence Design Systems