editor's blog
Subscribe Now

Xtreme Update

We recently looked at a novel approach used by Xtreme to generate enough photons for EUV lithography. Just last week, there was a meeting of EUV folks to update their latest results.  I talked with Olivier Semprez about what Xtreme reported.

The goal here is to provide enough power to process 60 wafers/hr. That comes to 100 W with at least a 60% duty cycle.

The duty cycle issue comes from the logistics of exposing wafers. The scanner will scan across a wafer while exposing, and then will need to move to a new row, or perhaps a new wafer. The photons can be “blanked” during those transitions (and probably should be – any power used during that time is wasted). So the duty cycle refers to the amount of time that the source is on vs. blanked, and the goal is that the source be able to sustain a 60% duty cycle.

It turns out that, while LPP has some specific issues that require giving the source a break every now and then, the LDP setup can run continuously for hours if needed. So duty cycle isn’t an issue.

Specifically, they achieved 30 W at 100% duty cycle. They also got to 37% with a 50% duty cycle. Whoa! Wait, I thought we just said duty cycle doesn’t matter for them? Well, it doesn’t as far as photon generation goes. Apparently, it does matter as far as measuring them goes – they have to give the sensors a break so they don’t burn them out.

They’ve also found that the stability of the delivered dose is within specifications.

Meanwhile, they’re planning a demonstration of 50 W by the end of the year.

Of course, an obvious question is, how are they going to get from 30 to 100 W? There are three elements to that:

  • Faster laser pulsing (which also means running the wheels faster to replenish the tin more quickly)
  • A higher power supply
  • Better cooling, although apparently the current cooling setup should be sufficient to get to 100 W; at some point, if they want to exceed that, they’ll need to make some changes.

Of course, they’ll also need to figure out how to measure this…

Leave a Reply

featured blogs
Jul 20, 2024
If you are looking for great technology-related reads, here are some offerings that I cannot recommend highly enough....

featured video

How NV5, NVIDIA, and Cadence Collaboration Optimizes Data Center Efficiency, Performance, and Reliability

Sponsored by Cadence Design Systems

Deploying data centers with AI high-density workloads and ensuring they are capable for anticipated power trends requires insight. Creating a digital twin using the Cadence Reality Digital Twin Platform helped plan the deployment of current workloads and future-proof the investment. Learn about the collaboration between NV5, NVIDIA, and Cadence to optimize data center efficiency, performance, and reliability. 

Click here for more information about Cadence Data Center Solutions

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
26,627 views