editor's blog
Subscribe Now

Xtreme Update

We recently looked at a novel approach used by Xtreme to generate enough photons for EUV lithography. Just last week, there was a meeting of EUV folks to update their latest results.  I talked with Olivier Semprez about what Xtreme reported.

The goal here is to provide enough power to process 60 wafers/hr. That comes to 100 W with at least a 60% duty cycle.

The duty cycle issue comes from the logistics of exposing wafers. The scanner will scan across a wafer while exposing, and then will need to move to a new row, or perhaps a new wafer. The photons can be “blanked” during those transitions (and probably should be – any power used during that time is wasted). So the duty cycle refers to the amount of time that the source is on vs. blanked, and the goal is that the source be able to sustain a 60% duty cycle.

It turns out that, while LPP has some specific issues that require giving the source a break every now and then, the LDP setup can run continuously for hours if needed. So duty cycle isn’t an issue.

Specifically, they achieved 30 W at 100% duty cycle. They also got to 37% with a 50% duty cycle. Whoa! Wait, I thought we just said duty cycle doesn’t matter for them? Well, it doesn’t as far as photon generation goes. Apparently, it does matter as far as measuring them goes – they have to give the sensors a break so they don’t burn them out.

They’ve also found that the stability of the delivered dose is within specifications.

Meanwhile, they’re planning a demonstration of 50 W by the end of the year.

Of course, an obvious question is, how are they going to get from 30 to 100 W? There are three elements to that:

  • Faster laser pulsing (which also means running the wheels faster to replenish the tin more quickly)
  • A higher power supply
  • Better cooling, although apparently the current cooling setup should be sufficient to get to 100 W; at some point, if they want to exceed that, they’ll need to make some changes.

Of course, they’ll also need to figure out how to measure this…

Leave a Reply

featured blogs
Nov 24, 2020
In our last Knowledge Booster Blog , we introduced you to some tips and tricks for the optimal use of the Virtuoso ADE Product Suite . W e are now happy to present you with some further news from our... [[ Click on the title to access the full blog on the Cadence Community s...
Nov 23, 2020
It'€™s been a long time since I performed Karnaugh map minimizations by hand. As a result, on my first pass, I missed a couple of obvious optimizations....
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...
Nov 20, 2020
[From the last episode: We looked at neuromorphic machine learning, which is intended to act more like the brain does.] Our last topic to cover on learning (ML) is about training. We talked about supervised learning, which means we'€™re training a model based on a bunch of ...

featured video

Product Update: Broad Portfolio of DesignWare IP for Mobile SoCs

Sponsored by Synopsys

Get the latest update on DesignWare IP® for mobile SoCs, including MIPI C-PHY/D-PHY, USB 3.1, and UFS, which provide the necessary throughput, bandwidth, and efficiency for today’s advanced mobile SoCs.

Click here for more information about DesignWare IP for 5G Mobile

featured paper

Top 9 design questions about digital isolators

Sponsored by Texas Instruments

Looking for more information about digital isolators? We’re here to help. Based on TI E2E™ support forum feedback, we compiled a list of the most frequently asked questions about digital isolator design challenges. This article covers questions such as, “What is the logic state of a digital isolator with no input signal?”, and “Can you leave unused channel pins on a digital isolator floating?”

Click here to download the whitepaper

Featured Chalk Talk

SensorTile. Box - A Ready to Go IoT Node

Sponsored by Mouser Electronics and ST Microelectronics

In the highly competitive IoT market, getting your idea to the prototype stage as quickly as possible is critical. But, designing non-differentiated things like connectivity, power supplies, sensor interfaces, and so forth soaks up valuable design time. In this episode of Chalk Talk, Amelia Dalton chats with Thiago Reis from STMicroelectronics about SensorTile Box - a ready-to-go IoT node development kit that’s just waiting for your great IoT idea.

Click here for more information about STMicroelectronics STEVAL-MKSBOX1V1 SensorTile.box Development Kit