editor's blog
Subscribe Now

Xtreme Update

We recently looked at a novel approach used by Xtreme to generate enough photons for EUV lithography. Just last week, there was a meeting of EUV folks to update their latest results.  I talked with Olivier Semprez about what Xtreme reported.

The goal here is to provide enough power to process 60 wafers/hr. That comes to 100 W with at least a 60% duty cycle.

The duty cycle issue comes from the logistics of exposing wafers. The scanner will scan across a wafer while exposing, and then will need to move to a new row, or perhaps a new wafer. The photons can be “blanked” during those transitions (and probably should be – any power used during that time is wasted). So the duty cycle refers to the amount of time that the source is on vs. blanked, and the goal is that the source be able to sustain a 60% duty cycle.

It turns out that, while LPP has some specific issues that require giving the source a break every now and then, the LDP setup can run continuously for hours if needed. So duty cycle isn’t an issue.

Specifically, they achieved 30 W at 100% duty cycle. They also got to 37% with a 50% duty cycle. Whoa! Wait, I thought we just said duty cycle doesn’t matter for them? Well, it doesn’t as far as photon generation goes. Apparently, it does matter as far as measuring them goes – they have to give the sensors a break so they don’t burn them out.

They’ve also found that the stability of the delivered dose is within specifications.

Meanwhile, they’re planning a demonstration of 50 W by the end of the year.

Of course, an obvious question is, how are they going to get from 30 to 100 W? There are three elements to that:

  • Faster laser pulsing (which also means running the wheels faster to replenish the tin more quickly)
  • A higher power supply
  • Better cooling, although apparently the current cooling setup should be sufficient to get to 100 W; at some point, if they want to exceed that, they’ll need to make some changes.

Of course, they’ll also need to figure out how to measure this…

Leave a Reply

featured blogs
Jun 18, 2021
It's a short week here at Cadence CFD as we celebrate the Juneteenth holiday today. But CFD doesn't take time off as evidenced by the latest round-up of CFD news. There are several really... [[ Click on the title to access the full blog on the Cadence Community sit...
Jun 17, 2021
Learn how cloud-based SoC design and functional verification systems such as ZeBu Cloud accelerate networking SoC readiness across both hardware & software. The post The Quest for the Most Advanced Networking SoC: Achieving Breakthrough Verification Efficiency with Clou...
Jun 17, 2021
In today’s blog episode, we would like to introduce our newest White Paper: “System and Component qualifications of VPX solutions, Create a novel, low-cost, easy to build, high reliability test platform for VPX modules“. Over the past year, Samtec has worked...
Jun 14, 2021
By John Ferguson, Omar ElSewefy, Nermeen Hossam, Basma Serry We're all fascinated by light. Light… The post Shining a light on silicon photonics verification appeared first on Design with Calibre....

featured video

Kyocera Super Resolution Printer with ARC EV Vision IP

Sponsored by Synopsys

See the amazing image processing features that Kyocera’s TASKalfa 3554ci brings to their customers.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

Make wearable and IOT audio effortless with a plug'n'play class D amplifier

Sponsored by Maxim Integrated

A power-hungry display is not the most efficient medium for interfacing with battery-powered portable, wearable, and IoT devices. For this reason, low-power audio is fast becoming a more popular alternative. In this design solution, Maxim Integrated reviews the class D digital audio amplifier and discusses the constraints of some current solutions before presenting a cleverly packaged IC that requires minimal configuration to quickly bring high-quality audio to these applications.

Click to read more

featured chalk talk

Build, Deploy and Manage Your FPGA-based IoT Edge Applications

Sponsored by Mouser Electronics and Intel

Designing cloud-connected applications with FPGAs can be a daunting engineering challenge. But, new platforms promise to simplify the process and make cloud-connected IoT design easier than ever. In this episode of Chalk Talk, Amelia Dalton chats with Tak Ikushima of Intel about how a collaboration between Microsoft and Intel is pushing innovation forward with a new FPGA Cloud Connectivity Kit.

Click here for more information about Terasic Technologies FPGA Cloud Connectivity Kit