editor's blog
Subscribe Now

Yield Correlations Get Continued Focus

Yield enhancement has never been easy, but it just keeps getting harder as process technologies get more complex. Figuring out where you’re losing dice actually takes a lot of number crunching and correlation between widely disparate types of data.

First you’ve got your basic yield information as embodied in a wafer map. But one wafer doesn’t a trend make; it takes lots to develop the statistics to suggest where systematic problems might lie.

Isolating a particular type of failure, you can then do things like figure out what possible causes might be – which requires both information on the failure mode and access to the design – and a further narrowing down based on the physical layout of the design, which requires a picture of the layout.

All under the guidance of a skilled engineer, of course.

Mentor announced what they called “DFM-aware diagnosis-driven yield analysis.” As you might guess, the focus here is on DFM issues. Unlike strict DRC rules that must pass, DFM rules are more “suggestions.” You may well end up with some that didn’t pass. But if you get systematic yield loss, the obvious question becomes, was that because of some of the DFM rules we blew off?

The Tessent DFM-aware analysis looks for correlations between failures and failed DFM rules. If you find some, you can decide whether to make changes so that they pass. On the other hand, there may be none that correlate: you may actually decide that a new DFM rule is required to fix the observed failures. So you can also test with the new DFM rule to see if there’s a correlation between that and the failure before adding the rule.

Synopsys, meanwhile, announced enhanced yield diagnostics and, in particular, tools to improve memory yields through similar kinds of correlation techniques. They show a loop between the design, from which vectors are generated and sent to the tester, and from which results are gathered. Those results are combined with the original design information in their STAR Silicon Debugger, from which maps of failing bits as well as the physical coordinates of those failures can be derived. From there, and engineer can look for actual failure mechanisms.

More info in the Mentor and Synopsys press releases…

Leave a Reply

featured blogs
May 24, 2019
It's Memorial Day in the US on Monday, and Cadence is off. So today is the day before a holiday. By tradition, I write about...whatever I feel like. So let's go with figures of speech. Even... [[ Click on the title to access the full blog on the Cadence Community s...
May 23, 2019
The Role Of EDA In AI Achieving Effective Verification and Validation of Vehicle E/E Systems – Part 4 Signal Integrity and high-speed design challenges: interview with Mentor’s Todd Westerhoff Designing For The Edge Benefits of a Digitalization Strategy for Electr...
May 23, 2019
Everybody loves webcasts, right? While some may view webcasts as these kids in Ferris Bueller’s class, others love the on-demand technical education available via this popular medium. In an attempt to appeal to the second group, Samtec is pleased to announce a new Chalk...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...