editor's blog
Subscribe Now

Yield Correlations Get Continued Focus

Yield enhancement has never been easy, but it just keeps getting harder as process technologies get more complex. Figuring out where you’re losing dice actually takes a lot of number crunching and correlation between widely disparate types of data.

First you’ve got your basic yield information as embodied in a wafer map. But one wafer doesn’t a trend make; it takes lots to develop the statistics to suggest where systematic problems might lie.

Isolating a particular type of failure, you can then do things like figure out what possible causes might be – which requires both information on the failure mode and access to the design – and a further narrowing down based on the physical layout of the design, which requires a picture of the layout.

All under the guidance of a skilled engineer, of course.

Mentor announced what they called “DFM-aware diagnosis-driven yield analysis.” As you might guess, the focus here is on DFM issues. Unlike strict DRC rules that must pass, DFM rules are more “suggestions.” You may well end up with some that didn’t pass. But if you get systematic yield loss, the obvious question becomes, was that because of some of the DFM rules we blew off?

The Tessent DFM-aware analysis looks for correlations between failures and failed DFM rules. If you find some, you can decide whether to make changes so that they pass. On the other hand, there may be none that correlate: you may actually decide that a new DFM rule is required to fix the observed failures. So you can also test with the new DFM rule to see if there’s a correlation between that and the failure before adding the rule.

Synopsys, meanwhile, announced enhanced yield diagnostics and, in particular, tools to improve memory yields through similar kinds of correlation techniques. They show a loop between the design, from which vectors are generated and sent to the tester, and from which results are gathered. Those results are combined with the original design information in their STAR Silicon Debugger, from which maps of failing bits as well as the physical coordinates of those failures can be derived. From there, and engineer can look for actual failure mechanisms.

More info in the Mentor and Synopsys press releases…

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

FlyOver® Technology: Twinax FlyOver® System for Next Gen Speeds -- Samtec and Mouser
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate the challenges of routing high speed data over lossy PCBs. They also discuss the benefits that Samtec’s Flyover® cable assembly systems bring to data center and embedded designs and how Samtec is furthering innovation with their high speed interconnect solutions. 
Apr 15, 2024
1,431 views