editor's blog
Subscribe Now

Yield Correlations Get Continued Focus

Yield enhancement has never been easy, but it just keeps getting harder as process technologies get more complex. Figuring out where you’re losing dice actually takes a lot of number crunching and correlation between widely disparate types of data.

First you’ve got your basic yield information as embodied in a wafer map. But one wafer doesn’t a trend make; it takes lots to develop the statistics to suggest where systematic problems might lie.

Isolating a particular type of failure, you can then do things like figure out what possible causes might be – which requires both information on the failure mode and access to the design – and a further narrowing down based on the physical layout of the design, which requires a picture of the layout.

All under the guidance of a skilled engineer, of course.

Mentor announced what they called “DFM-aware diagnosis-driven yield analysis.” As you might guess, the focus here is on DFM issues. Unlike strict DRC rules that must pass, DFM rules are more “suggestions.” You may well end up with some that didn’t pass. But if you get systematic yield loss, the obvious question becomes, was that because of some of the DFM rules we blew off?

The Tessent DFM-aware analysis looks for correlations between failures and failed DFM rules. If you find some, you can decide whether to make changes so that they pass. On the other hand, there may be none that correlate: you may actually decide that a new DFM rule is required to fix the observed failures. So you can also test with the new DFM rule to see if there’s a correlation between that and the failure before adding the rule.

Synopsys, meanwhile, announced enhanced yield diagnostics and, in particular, tools to improve memory yields through similar kinds of correlation techniques. They show a loop between the design, from which vectors are generated and sent to the tester, and from which results are gathered. Those results are combined with the original design information in their STAR Silicon Debugger, from which maps of failing bits as well as the physical coordinates of those failures can be derived. From there, and engineer can look for actual failure mechanisms.

More info in the Mentor and Synopsys press releases…

Leave a Reply

featured blogs
Jul 25, 2025
Manufacturers cover themselves by saying 'Contents may settle' in fine print on the package, to which I reply, 'Pull the other one'”it's got bells on it!'...

featured paper

Agilex™ 3 vs. Certus-N2 Devices: Head-to-Head Benchmarking on 10 OpenCores Designs

Sponsored by Altera

Explore how Agilex™ 3 FPGAs deliver up to 2.4× higher performance and 30% lower power than comparable low-cost FPGAs in embedded applications. This white paper benchmarks real workloads, highlights key architectural advantages, and shows how Agilex 3 enables efficient AI, vision, and control systems with headroom to scale.

Click to read more

featured chalk talk

STM32 Security for IoT
Today’s modern embedded systems face a range of security risks that can stem from a variety of different sources including insecure communication protocols, hardware vulnerabilities, and physical tampering. In this episode of Chalk Talk, Amelia Dalton and Thierry Crespo from STMicroelectronics explore the biggest security challenges facing embedded designers today, the benefits of the STM32 Trust platform, and why the STM32Trust TEE Secure Manager is an IoT security game changer.
Aug 20, 2024
39,973 views