editor's blog
Subscribe Now

I should clarify one thing here,

I should clarify one thing here, since I’ve had some offline correspondence about this. When discussing the use of emulation, I referred to needing it when running the “actual design.”

In my context (or in my mind) I was contrasting that to the architectural level modeling done prior to detailed design.

In other words, you should interpret “actual design” as RTL or gate-level, where the alternative to emulation is simulation (which is problematic when running through billions of cycles).

Leave a Reply

featured blogs
Jul 22, 2019
MediaTek recently gave the new Spectre X Simulator a try, and they talked about their experiences with it at DAC 2019 in a presentation given by YY Chen in the Cadence Theater. Spoiler alert: they... [[ Click on the title to access the full blog on the Cadence Community site...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...