I should clarify one thing here, since I’ve had some offline correspondence about this. When discussing the use of emulation, I referred to needing it when running the “actual design.”
In my context (or in my mind) I was contrasting that to the architectural level modeling done prior to detailed design.
In other words, you should interpret “actual design” as RTL or gate-level, where the alternative to emulation is simulation (which is problematic when running through billions of cycles).
 Quickly and accurately identify inter-domain leakage issues in IC designsSponsored by Siemens Digital Industries Software Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality. |
