editor's blog
Subscribe Now

A Clean, Well-Lighted Place for Models

Software is becoming an increasingly important element in SoCs as embedded systems are integrated into single chips. Such a chip must ship with working software, and, if it includes a platform that will run an OS and drivers and software written by the user, then even more testing is needed to prevent nasty surprises or let-downs.

This sort of testing starts at the architectural planning phase and continues down through the exercising of software on the detailed design. Initially, and for short bits of code, it can be done on a virtual platform – a model of the processing platform executing on a host computer. For longer runs of code (even simply booting Linux) that run on the actual design, an emulator is typically needed in order to get things done in a reasonable time.

In a virtual platform, at the architectural level, the models are typically SystemC. In an emulator, they will likely be the actual design (or have components of the actual design). In both cases, communication happens at the transaction level using TLM 2.0 – between models or, in an emulation scenario, between the emulator and the host.

This means that there’s a growing need for models and transactors. While they’re available today, Synopsys and others have decided that they’re too scattered, and that there is a need for a single place to go and look for (or request) models.

So they’ve created TLMCentral, an open portal for models and transactors. While Synopsys is providing the infrastructure, it is claimed to be open to anyone (including Synopsys competitors). Synopsys will participate as a model provider based on their IP business.

They’ve created the site as a general place to go not only for models, but for information and news as well. They have a forum, a blog, and a news feed.

The site is now live at www.tlmcentral.com.

More info on the press release

Leave a Reply

featured blogs
Oct 14, 2019
Simon Segars opened Arm TechCon with a new look, having discovered that real men have beards. This is the 15th Arm TechCon. In this post I'm going to focus on the new things that Arm announced... [[ Click on the title to access the full blog on the Cadence Community sit...
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...