editor's blog
Subscribe Now

A Clean, Well-Lighted Place for Models

Software is becoming an increasingly important element in SoCs as embedded systems are integrated into single chips. Such a chip must ship with working software, and, if it includes a platform that will run an OS and drivers and software written by the user, then even more testing is needed to prevent nasty surprises or let-downs.

This sort of testing starts at the architectural planning phase and continues down through the exercising of software on the detailed design. Initially, and for short bits of code, it can be done on a virtual platform – a model of the processing platform executing on a host computer. For longer runs of code (even simply booting Linux) that run on the actual design, an emulator is typically needed in order to get things done in a reasonable time.

In a virtual platform, at the architectural level, the models are typically SystemC. In an emulator, they will likely be the actual design (or have components of the actual design). In both cases, communication happens at the transaction level using TLM 2.0 – between models or, in an emulation scenario, between the emulator and the host.

This means that there’s a growing need for models and transactors. While they’re available today, Synopsys and others have decided that they’re too scattered, and that there is a need for a single place to go and look for (or request) models.

So they’ve created TLMCentral, an open portal for models and transactors. While Synopsys is providing the infrastructure, it is claimed to be open to anyone (including Synopsys competitors). Synopsys will participate as a model provider based on their IP business.

They’ve created the site as a general place to go not only for models, but for information and news as well. They have a forum, a blog, and a news feed.

The site is now live at www.tlmcentral.com.

More info on the press release

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

IoT Data Analysis at the Edge
No longer is machine learning a niche application for electronic engineering. Machine learning is leading a transformative revolution in a variety of electronic designs but implementing machine learning can be a tricky task to complete. In this episode of Chalk Talk, Amelia Dalton and Louis Gobin from STMicroelectronics investigate how STMicroelectronics is helping embedded developers design edge AI solutions. They take a closer look at the benefits of STMicroelectronics NanoEdge-AI® Studio and  STM32Cube.AI and how you can take advantage of them in your next design. 
Jun 28, 2023
19,429 views